5秒后页面跳转
SN54HC10 PDF预览

SN54HC10

更新时间: 2024-11-19 22:59:15
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
5页 79K
描述
TRIPLE 3-INPUT POSITIVE-NAND GATES

SN54HC10 数据手册

 浏览型号SN54HC10的Datasheet PDF文件第2页浏览型号SN54HC10的Datasheet PDF文件第3页浏览型号SN54HC10的Datasheet PDF文件第4页浏览型号SN54HC10的Datasheet PDF文件第5页 
SN54HC10, SN74HC10  
TRIPLE 3-INPUT POSITIVE-NAND GATES  
SCLS083B – DECEMBER 1982 – REVISED MAY 1997  
SN54HC10 . . . J OR W PACKAGE  
SN74HC10 . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D) and Ceramic Flat (W)  
Packages, Ceramic Chip Carriers (FK), and  
Standard Plastic (N) and Ceramic (J)  
300-mil DIPs  
1A  
1B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
1C  
1Y  
3C  
2A  
description  
2B  
These devices contain three independent 3-input  
NAND gates. They perform the Boolean function  
Y = A B C or Y = A + B + C in positive logic.  
2C  
10 3B  
9
8
2Y  
3A  
3Y  
GND  
The SN54HC10 is characterized for operation  
over the full military temperature range of –55°C  
to 125°C. The SN74HC10 is characterized for  
operation from –40°C to 85°C.  
SN54HC10 . . . FK PACKAGE  
(TOP VIEW)  
FUNCTION TABLE  
(each gate)  
3
2
1
20 19  
18  
1Y  
NC  
3C  
2A  
NC  
2B  
4
5
6
7
8
INPUTS  
17  
16  
OUTPUT  
Y
A
H
L
B
H
X
L
C
H
X
X
L
15 NC  
14  
9 10 11 12 13  
NC  
2C  
L
H
H
H
3B  
X
X
X
NC – No internal connection  
logic symbol  
1
1A  
1B  
1C  
2A  
2B  
2C  
3A  
3B  
3C  
&
2
12  
1Y  
13  
3
4
6
2Y  
5
9
10  
11  
8
3Y  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, N, and W packages.  
logic diagram (positive logic)  
A
B
C
Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN54HC10 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC10-Q1 TI

功能相似

TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC10-EP TI

功能相似

TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC10 TI

功能相似

TRIPLE 3-INPUT POSITIVE-NAND GATES

与SN54HC10相关器件

型号 品牌 获取价格 描述 数据表
SN54HC10_07 TI

获取价格

TRIPLE 3-INPUT POSITIVE-NAND GATES
SN54HC10_15 TI

获取价格

TRIPLE 3-INPUT POSITIVE-NAND GATES
SN54HC107FH TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,LLCC,20PIN,CERAMIC
SN54HC107FK TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,LLCC,20PIN,CERAMIC
SN54HC107FK-00 TI

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
SN54HC107J TI

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,14PIN,CERAMIC
SN54HC107J-00 TI

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CE
SN54HC109 TI

获取价格

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC109FH TI

获取价格

IC IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,LLCC,20PIN,CERAMIC, FF/Latch
SN54HC109FK TI

获取价格

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET