5秒后页面跳转
SN54F573_08 PDF预览

SN54F573_08

更新时间: 2024-11-24 04:31:23
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
5页 84K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH S0STATE OUTPUTS

SN54F573_08 数据手册

 浏览型号SN54F573_08的Datasheet PDF文件第2页浏览型号SN54F573_08的Datasheet PDF文件第3页浏览型号SN54F573_08的Datasheet PDF文件第4页浏览型号SN54F573_08的Datasheet PDF文件第5页 
ꢉ ꢊꢋꢌꢍꢈꢋ ꢎꢌ ꢁꢀꢏꢌꢎꢐ ꢁꢋ ꢈꢑꢒꢋ ꢓꢏ ꢐꢈ ꢍꢌꢋꢊ ꢔ ꢐ  
SDFS011A − MARCH 1987 − REVISED OCTOBER 1993  
SN54F573 . . . J PACKAGE  
SN74F573 . . . DW OR N PACKAGE  
(TOP VIEW)  
Eight Latches in a Single Package  
3-State Bus-Driving True Outputs  
Full Parallel Access for Loading  
Buffered Control Inputs  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
description  
13 7Q  
12 8Q  
These 8-bit latches feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
11  
GND  
LE  
SN54F573 . . . FK PACKAGE  
(TOP VIEW)  
The eight latches of the F573 are transparent  
D-type latches. While the latch enable (LE) input  
is high, the Q outputs follow the data (D) inputs.  
When the latch enable is taken low, the Q outputs  
are latched at the logic levels set up at the D  
inputs.  
3
2
1
20 19  
18  
4
5
6
7
8
3D  
4D  
5D  
6D  
7D  
2Q  
3Q  
4Q  
5Q  
6Q  
17  
16  
15  
14  
A buffered output enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low logic levels) or a high-  
impedance state. In the high-impedance state, the  
outputs neither load nor drive the bus lines  
significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines without need for interface or pullup  
components.  
9 10 11 12 13  
The output enable (OE) input does not affect the internal operations of the latches. Old data can be retained  
or new data can be entered while the outputs are in the high-impedance state.  
The SN54F573 is characterized for operation over the full military temperature range of 55°C to 125°C. The  
SN74F573 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
(each latch)  
INPUTS  
OUTPUT  
Q
OE  
L
LE  
H
H
L
D
H
L
H
L
L
L
X
X
Q
0
H
X
Z
ꢋꢣ  
Copyright 1993, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN54F573_08相关器件

型号 品牌 获取价格 描述 数据表
SN54F573FK TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54F573J TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54F573J-00 TI

获取价格

F/FAST SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20
SN54F574FK TI

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,F-TTL,LLCC,20PIN,CERAMIC
SN54F574FK-00 TI

获取价格

F/FAST SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20
SN54F574J TI

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,F-TTL,DIP,20PIN,CERAMIC
SN54F574J-00 TI

获取价格

F/FAST SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20
SN54F620FK-00 TI

获取价格

F/FAST SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, CQCC20
SN54F620J TI

获取价格

F/FAST SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, CDIP20
SN54F620J ROCHESTER

获取价格

F/FAST SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, CDIP20