5秒后页面跳转
捷配首页

Datasheet > SN54BCT543JT-00
SN54BCT543JT-00 PDF预览

SN54BCT543JT-00

更新时间： 2024-09-16 21:12:47
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理输出元件逻辑集成电路
页数 文件大小 规格书
13页 322K
描述
BCT/FBT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24

阅读下载

中文翻译

获取价格

SN54BCT543JT-00 技术参数

生命周期：Obsolete包装说明：DIP,
Reach Compliance Code：unknown风险等级：5.62
其他特性：INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; MASTER CONTROL FOR LATCH系列：BCT/FBT
JESD-30 代码：R-GDIP-T24长度：32.005 mm
负载电容（CL）：50 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
位数：8功能数量：1
端口数量：2端子数量：24
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DIP
封装形状：RECTANGULAR封装形式：IN-LINE
最大电源电流（ICC）：71 mA传播延迟（tpd）：13.2 ns
认证状态：Not Qualified座面最大高度：5.08 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：BICMOS温度等级：MILITARY
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL宽度：7.62 mm
Base Number Matches：1

SN54BCT543JT-00 数据手册

 浏览型号SN54BCT543JT-00的Datasheet PDF文件第2页浏览型号SN54BCT543JT-00的Datasheet PDF文件第3页浏览型号SN54BCT543JT-00的Datasheet PDF文件第4页浏览型号SN54BCT543JT-00的Datasheet PDF文件第5页浏览型号SN54BCT543JT-00的Datasheet PDF文件第6页浏览型号SN54BCT543JT-00的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢂ
ꢃ
ꢇ
ꢈ
ꢉ
ꢀ
ꢁ
ꢊ
ꢋ ꢅꢆꢌꢍꢉꢎ ꢏꢐ ꢑꢀ ꢆꢏ ꢎꢏꢒꢉ ꢆ ꢎꢌꢁꢀꢅ ꢏ ꢑꢓ ꢏꢎ  
ꢃ
ꢄ
ꢅ
ꢆ
ꢂ
ꢃ
ꢇ
ꢀ
ꢀ
ꢔ
ꢑ
ꢆ
ꢕ
ꢉ
ꢇ
ꢖ
ꢀ
ꢆ
ꢌ
ꢆ
ꢏ
ꢉ
ꢋ
ꢗ
ꢆ
ꢘ
ꢗ
ꢆ
SCBS026C − NOVEMBER 1988 − REVISED APRIL 1994  
SN54BCT543 . . . JT OR W PACKAGE  
SN74BCT543 . . . DW OR NT PACKAGE  
(TOP VIEW)  
• State-of-the-Art BiCMOS Design  
Significantly Reduces I  
CCZ  
• 3-State True Outputs  
• Back-to-Back Registers for Storage  
LEBA  
OEBA  
A1  
1
2
3
4
5
6
7
8
9
10  
24  
V
CC  
23 CEBA  
22 B1  
21 B2  
20 B3  
19 B4  
18 B5  
17 B6  
16 B7  
• ESD Protection Exceeds 2000 V  
Per MIL-STD-883C, Method 3015  
A2  
A3  
A4  
A5  
• Package Options Include Plastic  
Small-Outline Packages (DW), Ceramic  
Chip Carriers (FK) and Flatpacks (W), and  
Plastic and Ceramic 300-mil DIPs (JT, NT)  
A6  
A7  
description  
15  
A8  
B8  
The ′BCT543 octal transceiver contains two sets  
of D-type latches for temporary storage of data  
flowing in either direction. Separate latch-enable  
(LEAB or LEBA) and output-enable (OEAB or  
OEBA) inputs are provided for each register to  
permit independent control in either direction of  
data flow.  
CEAB 11  
GND 12  
14 LEAB  
13 OEAB  
SN54BCT543 . . . FK PACKAGE  
(TOP VIEW)  
The A-to-B enable (CEAB) input must be low in  
order to enter data from A or to output data from  
B. If CEAB is low and LEAB is low, the A-to-B  
latches are transparent; a subsequent low-to-high  
transition of LEAB puts the A latches in the storage  
mode. With CEAB and OEAB both low, the 3-state  
B outputs are active and reflect the data present  
at the output of the A latches. Data flow from B to  
A is similar but requires using the CEBA, LEBA,  
and OEBA inputs.  
4
3
2
1
28 27 26  
25  
5
6
7
8
9
A2  
A3  
A4  
NC  
A5  
A6  
A7  
B2  
B3  
B4  
24  
23  
22 NC  
21 B5  
20 B6  
19 B7  
10  
11  
12 13 14 15 16 17 18  
The SN54BCT543 is characterized for operation  
over the full military temperature range of −55°C  
to 125°C. The SN74BCT543 is characterized for  
operation from 0°C to 70°C.  
NC − No internal connection  
†
FUNCTION TABLE  
INPUTS  
OUTPUT  
B
CEAB  
LEAB  
OEAB  
A
X
X
X
L
H
X
L
L
L
X
X
H
L
X
H
L
Z
Z
‡
B
0
L
L
L
L
H
H
†
‡
A-to-B data flow is shown; B-to-A flow control is the  
same except that it uses CEBA, LEBA, and OEBA.  
Output level before the indicated steady-state input  
conditions were established.  
ꢘ
ꢘ
ꢎ
ꢋ
ꢨ
ꢒ
ꢣ
ꢗ
ꢅ
ꢡ
ꢆ
ꢢ
ꢑ
ꢜ
ꢋ
ꢚ
ꢁ
ꢛ
ꢒ
ꢌ
ꢆ
ꢌ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢆꢤ  
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 1994, Texas Instruments Incorporated  
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢑ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢘ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟꢝ  
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
2−1  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...13

中文翻译

下载PDF

与SN54BCT543JT-00相关器件

型号 品牌 获取价格 描述 数据表
SN54BCT543W TI

获取价格

 		OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54BCT543WR TI

获取价格

 		BCT/FBT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24
SN54BCT544 TI

获取价格

 		OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54BCT544_14 TI

获取价格

 		OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54BCT544FK TI

获取价格

 		OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54BCT544JT TI

获取价格

 		OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54BCT544JT-00 TI

获取价格

 		BCT/FBT SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDIP24
SN54BCT544W TI

获取价格

 		OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54BCT544WR TI

获取价格

 		BCT/FBT SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDFP24, CERAMIC, FP-24
SN54BCT573 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN54BCT543JT-00相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证