5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN54AS822FK
SN54AS822FK PDF预览

SN54AS822FK

更新时间： 2024-11-14 22:59:15
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路输出元件
页数 文件大小 规格书
6页 88K
描述
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN54AS822FK 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：QFN包装说明：CERAMIC, CC-28
针数：28Reach Compliance Code：not_compliant
ECCN代码：3A001.A.2.CHTS代码：8542.39.00.01
风险等级：5.47Is Samacsys：N
其他特性：POWER OFF DISABLE OUTPUTS TO PERMIT LIVE INSERTION系列：AS
JESD-30 代码：S-CQCC-N28长度：11.43 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
位数：10功能数量：1
端口数量：2端子数量：28
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：CERAMIC, METAL-SEALED COFIRED封装代码：QCCN
封装等效代码：LCC28,.45SQ封装形状：SQUARE
封装形式：CHIP CARRIER峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：109 mA
传播延迟（tpd）：11.5 ns认证状态：Not Qualified
座面最大高度：2.03 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：TTL温度等级：MILITARY
端子形式：NO LEAD端子节距：1.27 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：11.43 mm
Base Number Matches：1

SN54AS822FK 数据手册

 浏览型号SN54AS822FK的Datasheet PDF文件第2页浏览型号SN54AS822FK的Datasheet PDF文件第3页浏览型号SN54AS822FK的Datasheet PDF文件第4页浏览型号SN54AS822FK的Datasheet PDF文件第5页浏览型号SN54AS822FK的Datasheet PDF文件第6页 
SN54AS821, SN54AS822, SN74AS821, SN74AS822  
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS  
SDAS230 – D2825, DECEMBER 1983 – REVISED JANUARY 1986  
SN54AS821 . . . JT PACKAGE  
SN74AS821 . . . DW OR NT PACKAGE  
(TOP VIEW)  
• Functionally Equivalent to AMD’s AM29821  
and AM29822  
•
•
Provides Extra Data Width Necessary for  
Wider Address/Data Paths or Buses With  
Parity  
OC  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
9Q  
10Q  
2
Outputs Have Undershoot Protection  
Circuitry  
3
4
5
•
•
Powerup High-impedance State  
6
Package Options Include Plastic Small  
Outline Packages, Both Plastic and  
Ceramic Chip Carriers, and Standard  
Plastic and Ceramic 300-mil DIPs  
7
8
9
9D  
10D  
GND  
10  
11  
12  
•
•
Buffered Control Inputs to Reduce DC  
Loading Effects  
V
CC  
Dependable Texas Instruments Quality and  
Reliability  
description  
These 10-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively  
low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports,  
bidirectional bus drivers with parity, and working registers.  
The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock the Q outputs on  
the ’AS821 will be true, and on the ’AS822 will be complementary to the data input.  
A buffered output-control input can be used to place the ten outputs in either a normal logic state (high or low  
levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines  
significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a  
bus-organized system without need for interface or pullup components. The output control (OC) does not affect  
the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs  
are in the high-impedance state.  
The SN54AS’ family is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74AS’ family is characterized for operation from 0°C to 70°C.  
SN54AS821 . . . FK PACKAGE  
SN74AS821 . . . FN PACKAGE  
SN54AS822 . . . JT PACKAGE  
SN74AS822 . . . DW OR NT PACKAGE  
SN54AS822 . . . FK PACKAGE  
SN74AS822 . . . FN PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
(TOP VIEW)  
OC  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
9Q  
10Q  
CLK  
2
3
4
4
3
2
1
28 27 26  
3 2 1 28 27 26  
5
5
25 3Q  
25 3Q  
3D  
4D  
5D  
NC  
6D  
7D  
8D  
3D  
4D  
5D  
NC  
6D  
7D  
8D  
4
6
4Q  
5Q  
NC  
6Q  
7Q  
8Q  
6
4Q  
5Q  
NC  
6Q  
7Q  
8Q  
24  
23  
22  
21  
20  
19  
24  
23  
22  
21  
20  
19  
5
7
7
6
8
8
7
9
9
8
10  
10  
9
11  
11  
9D  
10D  
GND  
10  
11  
12  
12 13 14 15 16 17 18  
12 13 14 15 16 17 18  
NC–No internal connection  
Copyright 1986, Texas Instruments Incorporated  
5BASIC  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
123456

中文翻译

下载PDF

与SN54AS822FK相关器件

型号 品牌 获取价格 描述 数据表
SN54AS822JT TI

获取价格

 		10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AS822JT-00 TI

获取价格

 		AS SERIES, 10-BIT DRIVER, INVERTED OUTPUT, CDIP24
SN54AS823A TI

获取价格

 		9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AS823A_15 TI

获取价格

 		9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AS823AFK TI

获取价格

 		9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AS823AJT TI

获取价格

 		9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54AS823FH TI

获取价格

 		IC,FLIP-FLOP,9-BIT,D TYPE,AS-TTL,LLCC,28PIN,CERAMIC
SN54AS823FH-00 TI

获取价格

 		AS SERIES, 9-BIT DRIVER, TRUE OUTPUT, CQCC28
SN54AS823JT TI

获取价格

 		9-Bit Bus Interface Flip-Flops With 3-State Outputs 24-CDIP -55 to 125
SN54AS823JT-00 TI

获取价格

 		AS SERIES, 9-BIT DRIVER, TRUE OUTPUT, CDIP24

与SN54AS822FK相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证