5秒后页面跳转
SN54ABT843JT PDF预览

SN54ABT843JT

更新时间: 2024-09-23 23:06:07
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路输出元件信息通信管理
页数 文件大小 规格书
17页 401K
描述
9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ABT843JT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:CERAMIC, DIP-24
针数:24Reach Compliance Code:not_compliant
ECCN代码:3A001.A.2.CHTS代码:8542.39.00.01
风险等级:5.41Is Samacsys:N
其他特性:WITH CLEAR AND PRESET系列:ABT
JESD-30 代码:R-GDIP-T24长度:32.005 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.048 A位数:9
功能数量:1端口数量:2
端子数量:24最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP24,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):34 mA传播延迟(tpd):7.2 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:BICMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

SN54ABT843JT 数据手册

 浏览型号SN54ABT843JT的Datasheet PDF文件第2页浏览型号SN54ABT843JT的Datasheet PDF文件第3页浏览型号SN54ABT843JT的Datasheet PDF文件第4页浏览型号SN54ABT843JT的Datasheet PDF文件第5页浏览型号SN54ABT843JT的Datasheet PDF文件第6页浏览型号SN54ABT843JT的Datasheet PDF文件第7页 
SN54ABT843, SN74ABT843  
9-BIT BUS-INTERFACE D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCBS197D – FEBRUARY 1991 – REVISED MAY 1997  
SN54ABT843 . . . JT OR W PACKAGE  
SN74ABT843 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
OE  
1D  
V
CC  
Typical V  
(Output Ground Bounce) < 1 V  
2
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
9Q  
PRE  
LE  
OLP  
at V  
= 5 V, T = 25°C  
3
2D  
3D  
4D  
5D  
CC  
A
4
High-Drive Outputs (–32-mA I , 64-mA I  
OH  
)
OL  
5
Package Options Include Plastic  
Small-Outline (DW) and Shrink  
Small-Outline (DB) Packages, Ceramic Chip  
Carriers (FK), Ceramic Flat (W) Package,  
and Plastic (NT) and Ceramic (JT) DIPs  
6
7
6D  
7D  
8D  
9D  
8
9
10  
11  
12  
CLR  
GND  
description  
The ’ABT843 9-bit latches are designed  
specifically for driving highly capacitive or  
relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
SN54ABT843 . . . FK PACKAGE  
(TOP VIEW)  
4
3
2
1
28 27 26  
25 3Q  
The nine transparent D-type latches provide true  
data at the outputs.  
3D  
4D  
5D  
NC  
6D  
7D  
8D  
5
4Q  
5Q  
NC  
6Q  
7Q  
8Q  
6
24  
23  
22  
21  
20  
19  
7
A buffered output-enable (OE) input can be used  
to place the nine outputs in either a normal logic  
8
state (high or low logic levels) or  
a
9
high-impedance state. The outputs are also in the  
high-impedance state during power-up and  
power-downconditions. Theoutputsremaininthe  
high-impedance state while the device is powered  
down. In the high-impedance state, the outputs  
neither load nor drive the bus lines significantly.  
The high-impedance state and increased drive  
provide the capability to drive bus lines without  
need for interface or pullup components.  
10  
11  
12 13 14 15 16 17 18  
NC – No internal connection  
OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can  
be entered while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN54ABT843 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74ABT843 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54ABT843JT相关器件

型号 品牌 获取价格 描述 数据表
SN54ABT843W TI

获取价格

9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT853 TI

获取价格

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SN54ABT853_17 TI

获取价格

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SN54ABT853FK TI

获取价格

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SN54ABT853FKR TI

获取价格

ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC28, CERAMIC, LCC-28
SN54ABT853JT TI

获取价格

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SN54ABT853W TI

获取价格

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SN54ABT8543 TI

获取价格

SCAN TEST DEVICES WITH OCTAL REGISTERED BUS TRANSCEIVERS
SN54ABT8543_15 TI

获取价格

SCAN TEST DEVICES WITH OCTAL REGISTERED BUS TRANSCEIVERS
SN54ABT8543FK TI

获取价格

SCAN TEST DEVICES WITH OCTAL REGISTERED BUS TRANSCEIVERS