5秒后页面跳转
SN5460W-00 PDF预览

SN5460W-00

更新时间: 2024-11-21 16:52:31
品牌 Logo 应用领域
德州仪器 - TI 输入元件逻辑集成电路
页数 文件大小 规格书
60页 1928K
描述
IC TTL/H/L SERIES, DUAL 4-INPUT AND/NAND GATE, CDFP14, Gate

SN5460W-00 技术参数

生命周期:Obsolete包装说明:DFP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.72系列:TTL/H/L
JESD-30 代码:R-GDFP-F14长度:9.21 mm
逻辑集成电路类型:AND/NAND GATE功能数量:2
输入次数:4端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:OPEN-COLLECTOR封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK最大电源电流(ICC):4 mA
认证状态:Not Qualified座面最大高度:2.03 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:MILITARY
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL宽度:6.29 mm
Base Number Matches:1

SN5460W-00 数据手册

 浏览型号SN5460W-00的Datasheet PDF文件第2页浏览型号SN5460W-00的Datasheet PDF文件第3页浏览型号SN5460W-00的Datasheet PDF文件第4页浏览型号SN5460W-00的Datasheet PDF文件第5页浏览型号SN5460W-00的Datasheet PDF文件第6页浏览型号SN5460W-00的Datasheet PDF文件第7页 

与SN5460W-00相关器件

型号 品牌 获取价格 描述 数据表
SN-547.5OHM0.01% VISHAY

获取价格

Fixed Resistor, Wire Wound, 4W, 47.5ohm, 212V, 0.01% +/-Tol, 20ppm/Cel, Surface Mount, 823
SN5470 TI

获取价格

AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN5470_14 TI

获取价格

AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN5470J TI

获取价格

AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN5470J-00 TI

获取价格

TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAM
SN-5470OHM0.01% VISHAY

获取价格

Fixed Resistor, Wire Wound, 4W, 470ohm, 212V, 0.01% +/-Tol, 20ppm/Cel, Surface Mount, 8230
SN-5470OHM5% VISHAY

获取价格

Fixed Resistor, Wire Wound, 4W, 470ohm, 212V, 5% +/-Tol, 20ppm/Cel, Surface Mount, 8230, C
SN5470W TI

获取价格

AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN5470W-00 TI

获取价格

TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAM
SN5470W-10 TI

获取价格

TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAM