生命周期: | Obsolete | 包装说明: | DFP, |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.72 | 系列: | TTL/H/L |
JESD-30 代码: | R-GDFP-F14 | 长度: | 9.21 mm |
逻辑集成电路类型: | AND/NAND GATE | 功能数量: | 2 |
输入次数: | 4 | 端子数量: | 14 |
最高工作温度: | 125 °C | 最低工作温度: | -55 °C |
输出特性: | OPEN-COLLECTOR | 封装主体材料: | CERAMIC, GLASS-SEALED |
封装代码: | DFP | 封装形状: | RECTANGULAR |
封装形式: | FLATPACK | 最大电源电流(ICC): | 4 mA |
认证状态: | Not Qualified | 座面最大高度: | 2.03 mm |
最大供电电压 (Vsup): | 5.5 V | 最小供电电压 (Vsup): | 4.5 V |
标称供电电压 (Vsup): | 5 V | 表面贴装: | YES |
技术: | TTL | 温度等级: | MILITARY |
端子形式: | FLAT | 端子节距: | 1.27 mm |
端子位置: | DUAL | 宽度: | 6.29 mm |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SN-547.5OHM0.01% | VISHAY |
获取价格 |
Fixed Resistor, Wire Wound, 4W, 47.5ohm, 212V, 0.01% +/-Tol, 20ppm/Cel, Surface Mount, 823 | |
SN5470 | TI |
获取价格 |
AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR | |
SN5470_14 | TI |
获取价格 |
AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR | |
SN5470J | TI |
获取价格 |
AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR | |
SN5470J-00 | TI |
获取价格 |
TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAM | |
SN-5470OHM0.01% | VISHAY |
获取价格 |
Fixed Resistor, Wire Wound, 4W, 470ohm, 212V, 0.01% +/-Tol, 20ppm/Cel, Surface Mount, 8230 | |
SN-5470OHM5% | VISHAY |
获取价格 |
Fixed Resistor, Wire Wound, 4W, 470ohm, 212V, 5% +/-Tol, 20ppm/Cel, Surface Mount, 8230, C | |
SN5470W | TI |
获取价格 |
AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR | |
SN5470W-00 | TI |
获取价格 |
TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAM | |
SN5470W-10 | TI |
获取价格 |
TTL/H/L SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAM |