ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈꢅ ꢉ
ꢊ ꢋꢌ ꢍꢎ ꢏꢐꢑ ꢒꢓ ꢌꢏ ꢐꢎ ꢔꢏ ꢑꢏ ꢎꢍꢋ ꢀꢏ ꢑ ꢐꢍꢋ ꢓꢕ ꢌ ꢆꢖ ꢀ ꢀꢌ ꢕ
SGUS030B – APRIL 2000 – REVISED MAY 2001
D
Highest Performance Floating-Point Digital
Signal Processor (DSP) SMJ320C6701
– 7-, 6-ns Instruction Cycle Time
– 140-, 167-MHz Clock Rate
– Eight 32-Bit Instructions/Cycle
– Up to 1 GFLOPS Performance
– Pin-Compatible With ’C6201 Fixed-Point
DSP
D
1M-Bit On-Chip SRAM
– 512K-Bit Internal Program/Cache
(16K 32-Bit Instructions)
– 512K-Bit Dual-Access Internal Data
(64K Bytes)
D
D
32-Bit External Memory Interface (EMIF)
– Glueless Interface to Synchronous
Memories: SDRAM and SBSRAM
– Glueless Interface to Asynchronous
Memories: SRAM and EPROM
D
D
D
SMJ: QML Processing to MIL-PRF-38535
SM: Standard Processing
Four-Channel Bootloading
Direct-Memory-Access (DMA) Controller
With an Auxiliary Channel
Operating Temperature Ranges
– Extended (W) –55°C to 115°C
– Extended (S) –40°C to 90°C
D
D
16-Bit Host-Port Interface (HPI)
– Access to Entire Memory Map
D
VelociTI Advanced Very Long Instruction
Word (VLIW) ’C67x CPU Core
– Eight Highly Independent Functional
Units:
Two Multichannel Buffered Serial Ports
(McBSPs)
– Direct Interface to T1/E1, MVIP, SCSA
Framers
– Four ALUs (Floating- and Fixed-Point)
– Two ALUs (Fixed-Point)
– Two Multipliers (Floating- and
Fixed-Point)
– Load-Store Architecture With 32 32-Bit
General-Purpose Registers
– Instruction Packing Reduces Code Size
– All Instructions Conditional
– ST-Bus-Switching Compatible
– Up to 256 Channels Each
– AC97-Compatible
– Serial-Peripheral-Interface (SPI)
Compatible (Motorola )
D
D
Two 32-Bit General-Purpose Timers
D
Instruction Set Features
– Hardware Support for IEEE
Single-Precision Instructions
– Hardware Support for IEEE
Double-Precision Instructions
– Byte-Addressable (8-, 16-, 32-Bit Data)
– 32-Bit Address Range
– 8-Bit Overflow Protection
– Saturation
Flexible Phase-Locked-Loop (PLL) Clock
Generator
†
D
D
D
D
IEEE-1149.1 (JTAG )
Boundary-Scan-Compatible
429-Pin Ceramic Ball Grid Array (CBGA)
Package (GLP Suffix)
0.18-µm/5-Level Metal Process
– CMOS Technology
– Bit-Field Extract, Set, Clear
– Bit-Counting
– Normalization
3.3-V I/Os, 1.9-V Internal
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
VelociTI is a trademark of Texas Instruments Incorporated.
Motorola is a trademark of Motorola, Inc.
†
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
Copyright 2001, Texas Instruments Incorporated
ꢌ ꢙ ꢤ ꢜ ꢛꢧ ꢢꢡ ꢟꢠ ꢡꢛ ꢝꢤ ꢦꢘ ꢞꢙ ꢟ ꢟꢛ ꢁꢏ ꢋꢒ ꢓꢕ ꢊ ꢒꢃꢮꢯ ꢃꢯꢰ ꢞꢦꢦ ꢤꢞ ꢜ ꢞ ꢝꢣ ꢟꢣꢜ ꢠ ꢞ ꢜ ꢣ ꢟꢣ ꢠꢟꢣ ꢧ
ꢓ
ꢓ
ꢕ
ꢌ
ꢧ
ꢔ
ꢢ
ꢞ
ꢗ
ꢆ
ꢠ
ꢎ
ꢡ
ꢫ
ꢏ
ꢛ
ꢌ
ꢙ
ꢜ
ꢐ
ꢚ
ꢔ
ꢍ
ꢎ
ꢍ
ꢘ
ꢙ
ꢣ
ꢢ
ꢚ
ꢛ
ꢡ
ꢡ
ꢜ
ꢝ
ꢞ
ꢞ
ꢙ
ꢟ
ꢟ
ꢘ
ꢘ
ꢤ
ꢛ
ꢛ
ꢜ
ꢙ
ꢙ
ꢛ
ꢘ
ꢠ
ꢠ
ꢤ
ꢠ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢣ
ꢙ
ꢟ
ꢞ
ꢝ
ꢠ
ꢠ
ꢠ
ꢙ
ꢛ
ꢚ
ꢤ
ꢢ
ꢥ
ꢠ
ꢠ
ꢦ
ꢘ
ꢡ
ꢞ
ꢠ
ꢟ
ꢘ
ꢟ
ꢬ
ꢛ
ꢜ
ꢙ
ꢢ
ꢧ
ꢞ
ꢙ
ꢧ
ꢟ
ꢟ
ꢣ
ꢠ
ꢣ
ꢨ
ꢜ
ꢛ
ꢡ
ꢟ
ꢛ
ꢜ
ꢝ
ꢟ
ꢛ
ꢠ
ꢤ
ꢘ
ꢚ
ꢘ
ꢡ
ꢣ
ꢜ
ꢟ
ꢩ
ꢟ
ꢣ
ꢜ
ꢛ
ꢚ
ꢎ
ꢣ
ꢪ
ꢞ
ꢏ
ꢙ
ꢝ
ꢣ
ꢠ
ꢟ
ꢞ
ꢙ
ꢧ
ꢜ
ꢧ
ꢞ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ
ꢜ
ꢞ
ꢙ
ꢟ
ꢬ
ꢨ
ꢓ
ꢜ
ꢛ
ꢧ
ꢟ
ꢘ
ꢛ
ꢡ
ꢣ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢢ ꢙꢦ ꢣꢠꢠ ꢛ ꢟꢩꢣ ꢜ ꢫꢘ ꢠꢣ ꢙ ꢛꢟꢣ ꢧꢨ ꢌ ꢙ ꢞꢦ ꢦ ꢛ ꢟꢩꢣ ꢜ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢠ ꢰ ꢤꢜ ꢛ ꢧꢢꢡ ꢟꢘꢛ ꢙ
ꢟ
ꢤ
ꢜ
ꢛ
ꢡ
ꢣ
ꢠ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢠ
ꢙ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢬ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
ꢟ
ꢣ
ꢠ
ꢘ
ꢙ
ꢭ
ꢛ
ꢚ
ꢞ
ꢦ
ꢦ
ꢤ
ꢞ
ꢜ
ꢞ
ꢝ
ꢣ
ꢟ
ꢣ
ꢜ
ꢠ
ꢨ
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443