5秒后页面跳转
SK10E131 PDF预览

SK10E131

更新时间: 2024-11-05 22:43:11
品牌 Logo 应用领域
商升特 - SEMTECH 触发器锁存器逻辑集成电路
页数 文件大小 规格书
4页 114K
描述
4-Bit D Flip-Flop

SK10E131 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:PLASTIC, LCC-28
针数:28Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.92
系列:10EJESD-30 代码:S-PQCC-J28
长度:11.505 mm逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:1000000000 Hz位数:1
功能数量:4端子数量:28
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:OPEN-EMITTER输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC28,.5SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:-5.2 V
最大电源电流(ICC):60 mA传播延迟(tpd):0.7 ns
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:FF/Latches表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD触发器类型:LOW LEVEL
宽度:11.505 mm最小 fmax:1000 MHz
Base Number Matches:1

SK10E131 数据手册

 浏览型号SK10E131的Datasheet PDF文件第2页浏览型号SK10E131的Datasheet PDF文件第3页浏览型号SK10E131的Datasheet PDF文件第4页 
SK10/100E131  
4-Bit D ꢀlip-ꢀlop  
HIGH-PERꢀORMANCE PRODUCTS  
Features  
Description  
The SK10E/100E131 is a Quad master-slave D-type flip-  
flop with differential outputs. Each flip-flop may be  
clocked separately by holding Common Clock (CC) LOW  
and using the Clock Enable (CE*) inputs for clocking.  
Common clocking is achieved by holding the CE inputs  
LOW and using CC to clock all four flip-flops. In this  
case, the CE* inputs perform the function of controlling  
the common clock to each flip-flop.  
• 1100 MHz Minimum Toggle Frequency  
• Differential Outputs  
• Individual and Common Clocks  
• Individual Resets (asynchronous)  
• Paired Sets (asynchronous)  
• Extended 100E VEE Range of –4.2V to –5.5V  
• 75KInternal Input Pulldown Resistors  
• Fully Compatible with MC10E131 and  
MC100E131  
Individual asynchronous resets are provided (R).  
Asynchronous set controls (S) are ganged together in  
pairs, with the pairing chosen to reflect physical chip  
symmetry.  
• Specified Over Industrial Temperature Range:  
–40oC to 85oC  
• ESD Protection of >4000V  
• Available in 28-pin PLCC Package  
Data enters the master when both CC and CE* are LOW,  
and transfers to the slave when either CC or CE (or both)  
go HIGH.  
PIN Description  
Pin Names  
Functional Block Diagram  
Pin  
ꢀunction  
D0 - D3  
CE0* - CE3*  
R0 - R3  
Data Inputs  
Clock Enables (individual)  
Resets  
Common Clock  
Sets (paired)  
True Outputs  
S
D3  
Q
Q
D
Q3  
CC  
CE3*  
Q3*  
S03, S12  
Q0 - Q3  
Q0* - Q3*  
R
R3  
Inverting Outputs  
S
R
D2  
Q
Q
D
Q2  
CE2*  
Q2*  
Pinout  
R2  
S03  
S12  
CC  
25  
24  
23  
22  
21  
20  
19  
CE3*  
D3  
26  
27  
28  
18  
17  
16  
15  
14  
13  
12  
R1  
Q2*  
Q2  
R
S
Q
Q
Q1*  
Q1  
CE1*  
D1  
S12  
VEE  
CC  
VCC  
Q1*  
Q1  
D
28 Lead PLCC  
1
2
3
4
(Top View)  
R0  
R
S
S03  
D0  
Q0*  
Q0  
Q
Q
Q0*  
Q0  
CE0*  
D0  
D
5
6
7
8
9
10  
11  
www.semtech.com  
Revision 1/ꢀebruary 13, 2001  
1

与SK10E131相关器件

型号 品牌 获取价格 描述 数据表
SK10E131PJ SEMTECH

获取价格

4-Bit D Flip-Flop
SK10E131PJT SEMTECH

获取价格

4-Bit D Flip-Flop
SK10E142 SEMTECH

获取价格

9-Bit Shift Register
SK10E142JT SEMTECH

获取价格

Parallel In Parallel Out, 10E Series, 9-Bit, Right Direction, True Output, ECL, PQCC28, PL
SK10E142PJ SEMTECH

获取价格

9-Bit Shift Register
SK10E142PJT SEMTECH

获取价格

9-Bit Shift Register
SK10E151 SEMTECH

获取价格

6-Bit D Register
SK10E151PJ SEMTECH

获取价格

6-Bit D Register
SK10E151PJT SEMTECH

获取价格

6-Bit D Register
SK10E445 SEMTECH

获取价格

4-Bit Serial/Parallel Converter