Datasheet > SI5366-RM

SI5366-RM

更新时间： 2024-09-17 21:21:23

品牌	Logo	应用领域
芯科 - SILICON		ATM 异步传输模式电信电信集成电路
页数	文件大小	规格书
32页	569K
描述
Mux/Demux, 1-Func, PQFP100, TQFP-100

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SI5366-RM 技术参数

生命周期：	Active	零件包装代码：	QFP
包装说明：	QFP,	针数：	100
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.8	JESD-30 代码：	S-PQFP-G100
功能数量：	1	端子数量：	100
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	QFP
封装形状：	SQUARE	封装形式：	FLATPACK
标称供电电压：	1.8 V	表面贴装：	YES
电信集成电路类型：	ATM/SONET/SDH MUX/DEMUX	温度等级：	INDUSTRIAL
端子形式：	GULL WING	端子位置：	QUAD
Base Number Matches：	1

SI5366-RM 数据手册

Si5366

PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Features

 Selectable output frequencies

 SONET frame sync switching

ranging from 8 kHz to 1050 MHz

and regeneration

 Ultra-low jitter clock outputs

w/jitter generation as low as

0.3 ps rms (12 kHz–20 MHz)

 Support for ITU G.709 FEC ratios

(255/238, 255/237, 255/236)

 LOL, LOS, FOS alarm outputs

 Integrated loop filter with

selectable loop bandwidth (60 Hz

to 8.4 kHz)

 Pin-controlled output phase

adjust

 Pin-programmable settings

 Meets OC-192 GR-253-CORE

 On-chip voltage regulator for

1.8 ±5%, 2.5 V ±10%, or

3.3 V ±10% operation

jitter specifications

Ordering Information:

 Four clock inputs w/manual or

automatically controlled hitless

switching

See page 25.

 Small size: 14 x 14 mm 100-pin

TQFP

 Five clock outputs with selectable

signal format (LVPECL, LVDS,

CML, CMOS)

 Pb-free, RoHS-compliant

Applications

 SONET/SDH OC-48/STM-16

 Optical modules

and OC-192/STM-64 line cards

 Test and measurement

 Synchronous Ethernet

 GbE/10GbE, 1/2/4/8/10G Fibre

Channel line cards

 ITU G.709 line cards

Description

The Si5366 is a jitter-attenuating precision clock multiplier for high-speed

communication systems, including SONET OC-48/OC-192, Ethernet, and

Fibre Channel. The Si5366 accepts four clock inputs ranging from 8 kHz

to 707 MHz and generates five frequency-multiplied clock outputs ranging

from 8 kHz to 1050 MHz. The input clock frequency and clock

multiplication ratio are selectable from a table of popular SONET,

Ethernet, and Fibre Channel frequencies. The Si5366 is based on Silicon

Laboratories' 3rd-generation DSPLL technology, which provides any-

frequency synthesis and jitter attenuation in a highly integrated PLL

solution that eliminates the need for external VCXO and loop filter

components. The DSPLL loop bandwidth is digitally programmable,

providing jitter performance optimization at the application level.

Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5366 is ideal for

providing clock multiplication and jitter attenuation in high performance

timing applications.

Rev. 1.0 8/12

Si5366

12 3 4 5 6 7...32

中文翻译

下载PDF

与SI5366-RM相关器件

型号	品牌	获取价格	描述	数据表
SI5367	SILICON	获取价格	レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
SI5367A-B-GQ	SILICON	获取价格	レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
SI5367A-B-GQR	SILICON	获取价格	Support Circuit, 1-Func, PQFP100, 14 X 14 MM, ROHS COMPLIANT, MS-026AED-HD, TQFP-100
SI5367A-C-GQ	SILICON	获取价格	Support Circuit, 1-Func, PQFP100, TQFP-100
SI5367A-C-GQR	SILICON	获取价格	暂无描述
SI5367B-B-GQ	SILICON	获取价格	レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
SI5367B-B-GQR	SILICON	获取价格	Support Circuit, 1-Func, PQFP100, 14 X 14 MM, ROHS COMPLIANT, MS-026AED-HD, TQFP-100
SI5367B-C-GQ	SILICON	获取价格	Support Circuit, 1-Func, PQFP100, TQFP-100
SI5367B-C-GQR	SILICON	获取价格	Clock Driver
SI5367C-B-GQ	SILICON	获取价格	レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER

与SI5366-RM相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

14
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

13
SL74HC10N：高性能三输入与非门解析
2024-09-03

93
AIC1781A 电池充电控制器深度解析
2024-09-03

82

产品中心

服务支持

精选活动

关于我们

帮助中心

SI5366-RM

SI5366-RM 技术参数

SI5366-RM 数据手册

与SI5366-RM相关器件

与SI5366-RM相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SI5366-RM

SI5366-RM 技术参数

SI5366-RM 数据手册

与SI5366-RM相关器件

与SI5366-RM相关文章

您还可以找

您在本页遇到什么问题？