5秒后页面跳转
SI5330K-A00224-GM PDF预览

SI5330K-A00224-GM

更新时间: 2024-11-19 12:04:39
品牌 Logo 应用领域
芯科 - SILICON 时钟
页数 文件大小 规格书
20页 158K
描述
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputs

SI5330K-A00224-GM 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFN包装说明:HVQCCN, LCC24,.16SQ,20
针数:24Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.8
系列:ECL输入调节:STANDARD
JESD-30 代码:S-XQCC-N24长度:4 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.004 A
功能数量:1反相输出次数:
端子数量:24实输出次数:8
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:OPEN-DRAIN封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC24,.16SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
电源:1.8/3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.1 ns座面最大高度:0.9 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.63 V
最小供电电压 (Vsup):2.97 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD宽度:4 mm
最小 fmax:350 MHz

SI5330K-A00224-GM 数据手册

 浏览型号SI5330K-A00224-GM的Datasheet PDF文件第2页浏览型号SI5330K-A00224-GM的Datasheet PDF文件第3页浏览型号SI5330K-A00224-GM的Datasheet PDF文件第4页浏览型号SI5330K-A00224-GM的Datasheet PDF文件第5页浏览型号SI5330K-A00224-GM的Datasheet PDF文件第6页浏览型号SI5330K-A00224-GM的Datasheet PDF文件第7页 
Si5330  
1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW  
CLOCK BUFFER/LEVEL TRANSLATOR  
Features  
Supports single-ended or  
Output-output skew: 100 ps  
Propagation delay: 2.5 ns typ  
differential input clock signals  
Generates four differential  
(LVPECL, LVDS, HCSL) or eight  
single-ended (CMOS, SSTL,  
HSTL) outputs  
Single core supply with excellent  
PSRR: 1.8, 2.5, or 3.3 V  
Output driver supply voltage  
independent of core supply: 1.5,  
1.8, 2.5, or 3.3 V  
Provides signal level translation  
Differential to single-ended  
Single-ended to differential  
Differential to differential  
Single-ended to single-ended  
Wide frequency range  
Loss of Signal (LOS) indicator  
Ordering Information:  
allows system clock monitoring  
See page 14.  
Output Enable (OEB) pin allows  
glitchless control of output clocks  
Low power: 10 mA typical core  
Pin Assignments  
LVPECL, LVDS: 5 to 710 MHz  
HCSL: 5 to 250 MHz  
SSTL, HSTL: 5 to 350 MHz  
CMOS: 5 to 200 MHz  
current  
Industrial temperature range:  
°
–40 to +85 C  
Small size: 24-lead, 4 x 4 mm  
24  
23  
22  
21  
20  
19  
Additive jitter: 150 fs RMS typ  
QFN  
CLK1A  
CLK1B  
VDDO1  
IN1  
IN2  
Applications  
IN3  
GND  
High Speed Clock Distribution  
Ethernet Switch/Router  
SONET / SDH  
PCI Express 2.0/3.0  
Fibre Channel  
MSAN/DSLAM/PON  
Telecom Line Cards  
RSVD_GND  
RSVD_GND  
VDDO2  
CLK2A  
RSVD_GND  
CLK2B  
7
8
9
10  
11  
12  
Functional Block Diagram  
VDD  
VDDO0  
CLK0  
Si5330  
VDDO1  
CLK1  
Single-ended  
Single-ended  
or  
Differential  
IN  
or  
VDDO2  
CLK2  
Differential  
VDDO3  
CLK3  
LOS  
Control  
OEB  
Rev. 1.0 4/12  
Copyright © 2012 by Silicon Laboratories  
Si5330  

与SI5330K-A00224-GM相关器件

型号 品牌 获取价格 描述 数据表
SI5330K-A00224-GMR SILICON

获取价格

暂无描述
SI5330K-A00226-GM SILICON

获取价格

1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI5330L-A00228-GM SILICON

获取价格

Supports single-ended or differential input clock singnals Generates four differential (LV
SI5330L-A00229-GM SILICON

获取价格

1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI5330L-A00230-GM SILICON

获取价格

Supports single-ended or differential input clock singnals Generates four differential (LV
SI5330M-A00231-GM SILICON

获取价格

1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI5330M-A00232-GM SILICON

获取价格

1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI5330M-A00233-GM SILICON

获取价格

1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI53311-B-GM SILICON

获取价格

Interface Circuit, 5 X 5 MM, ROHS COMPLIANT, MO-220, QFN-32
SI53312-B-GM SILICON

获取价格

Interface Circuit, 7 X 7 MM, ROHS COMPLIANT, MO-220, QFN-44