Datasheet > SI5330H-A00220-GM

SI5330H-A00220-GM

更新时间： 2024-11-19 12:04:39

品牌	Logo	应用领域
芯科 - SILICON		时钟
页数	文件大小	规格书
20页	158K
描述
Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SI5330H-A00220-GM 数据手册

浏览型号SI5330H-A00220-GM的Datasheet PDF文件第2页

浏览型号SI5330H-A00220-GM的Datasheet PDF文件第3页

浏览型号SI5330H-A00220-GM的Datasheet PDF文件第4页

浏览型号SI5330H-A00220-GM的Datasheet PDF文件第5页

浏览型号SI5330H-A00220-GM的Datasheet PDF文件第6页

Si5330

1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW

CLOCK BUFFER/LEVEL TRANSLATOR

Features

 Supports single-ended or

 Output-output skew: 100 ps

 Propagation delay: 2.5 ns typ

differential input clock signals

 Generates four differential

(LVPECL, LVDS, HCSL) or eight

single-ended (CMOS, SSTL,

HSTL) outputs

 Single core supply with excellent

PSRR: 1.8, 2.5, or 3.3 V

 Output driver supply voltage

independent of core supply: 1.5,

1.8, 2.5, or 3.3 V

 Provides signal level translation

Differential to single-ended

Single-ended to differential

Differential to differential

Single-ended to single-ended

 Wide frequency range

 Loss of Signal (LOS) indicator

Ordering Information:

allows system clock monitoring

See page 14.

 Output Enable (OEB) pin allows

glitchless control of output clocks

 Low power: 10 mA typical core

Pin Assignments

LVPECL, LVDS: 5 to 710 MHz

HCSL: 5 to 250 MHz

SSTL, HSTL: 5 to 350 MHz

CMOS: 5 to 200 MHz

current

 Industrial temperature range:

–40 to +85 C

 Small size: 24-lead, 4 x 4 mm

 Additive jitter: 150 fs RMS typ

QFN

CLK1A

CLK1B

VDDO1

IN1

IN2

Applications

IN3

GND

 High Speed Clock Distribution

 Ethernet Switch/Router

 SONET / SDH

 PCI Express 2.0/3.0

 Fibre Channel

 MSAN/DSLAM/PON

 Telecom Line Cards

RSVD_GND

VDDO2

CLK2A

RSVD_GND

CLK2B

Functional Block Diagram

V_DD

V_DDO0

CLK0

Si5330

V_DDO1

CLK1

Single-ended

Differential

V_DDO2

CLK2

Differential

V_DDO3

CLK3

LOS

Control

OEB

Rev. 1.0 4/12

Si5330

12 3 4 5 6 7...20

中文翻译

下载PDF

与SI5330H-A00220-GM相关器件

型号	品牌	获取价格	描述	数据表
SI5330H-A00221-GM	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV
SI5330H-A00222-GM	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV
SI5330J-A00223-GM	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV
SI5330J-A00223-GMR	SILICON	获取价格	Clock Driver
SI5330K-A00224-GM	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV
SI5330K-A00224-GMR	SILICON	获取价格	暂无描述
SI5330K-A00226-GM	SILICON	获取价格	1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI5330L-A00228-GM	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV
SI5330L-A00229-GM	SILICON	获取价格	1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
SI5330L-A00230-GM	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV

与SI5330H-A00220-GM相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

SI5330H-A00220-GM

SI5330H-A00220-GM 数据手册

与SI5330H-A00220-GM相关器件

与SI5330H-A00220-GM相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SI5330H-A00220-GM

SI5330H-A00220-GM 数据手册

与SI5330H-A00220-GM相关器件

与SI5330H-A00220-GM相关文章

您还可以找

您在本页遇到什么问题？