Philips Semiconductors
Product specification
Dual universal serial communications controller (DUSCC)
SCN26562
DESCRIPTION
• Parity and FCS (frame check sequence LRC or CRC) generation
The Philips Semiconductors SCN26562 Dual Universal Serial
Communications Controller (DUSCC) is a single-chip MOS-LSI
communications device that provides two independent,
multi-protocol, full-duplex receiver/transmitter channels in a single
package. It supports bit-oriented and character-oriented (byte count
and byte control) synchronous data link controls as well as
asynchronous protocols. The SCN26562 interfaces to synchronous
bus MPUs and is capable of program-polled, interrupt driven,
block-move or DMA data transfers.
and checking
• Programmable data encoding/decoding: NRZ, NRZI, FM0, FM1,
Manchester
• Programmable channel mode: full- and half-duplex, auto-echo, or
local loopback
• Programmable data transfer mode: polled, interrupt, DMA, wait
• DMA interface
– Single- or dual-address dual transfers
The operating mode and data format of each channel can be
programmed independently. Each channel consists of a receiver, a
transmitter, a 16-bit multi-function counter/timer, a digital
phase-locked loop (DPLL), a parity/CRC generator and checker, and
associated control circuits. The two channels share a common bit
rate generator (BRG), operating directly from a crystal or an external
clock, which provides 16 common bit rates simultaneously. The
operating rate for the receiver and transmitter of each channel can
be independently selected from the BRG, the DPLL, the
– Half- or full-duplex operation
– Automatic frame termination on counter/timer terminal count or
DMA EOPN input
• Interrupt capabilities
– Vector output (fixed or modified by status)
– Programmable internal priorities
– Maskable interrupt conditions
counter/timer, or from an external 1X or 16X clock, making the
DUSCC well suited for dual-speed channel applications. Data rates
up to 4Mbits per second are supported.
• Multi-function programmable 16-bit counter/timer
– Bit rate generator
The transmitter and receiver each contain a four-deep FIFO with
appended transmitter command and receiver status bits and a shift
register. This permits reading and writing of up to four characters at
a time, minimizing the potential of receiver overrun or transmitter
underrun, and reducing interrupt or DMA overhead. In addition, a
flow control capability is provided to disable a remote transmitter
when the FIFO of the local receiving device is full.
– Event counter
– Count received or transmitted characters
– Delay generator
– Automatic bit length measurement
• Modem controls
– RTS, CTS, DCD, and up to four general purpose pins per
channel
Two modem control inputs (DCD and CTS) and three modem
control outputs (RTS and two general purpose) are provided.
Because the modem control inputs and outputs are general purpose
in nature, they can be optionally programmed for other functions.
– CTS and DCD programmable auto-enables for Tx and Rx
– Programmable interrupt on change of CTS or DCD
• On-chip oscillator for crystal
• TTL compatible
This document contains the electrical specifications for the
SCN26562. See SCN26562/SCN68562 User’s Guide for complete
functional description.
• Single +5V power supply
FEATURES
Asynchronous Mode Features
• Character length: 5 to 8 bits
General Features
• Odd or even parity, no parity, or force parity
• Up to two stop bits programmable in 1/16-bit increments
• 1X or 16X and Tx clock factors
• Dual full-duplex synchronous/asynchronous receiver and
transmitter
• Multiprotocol operation
– BOP: HDLC/ADCCP, SDLC, SDLC loop, X.25 or X.75 link level,
• Parity, overrun, and framing error detection
• False start bit detection
etc.
– COP: BISYNC, DDCMP
– ASYNC: 5–8 bits plus optional parity
• Start bit search 1/2-bit time after framing error detection
• Break generation with handshake for counting break characters
• Detection of start and end of received break
• Character compare with optional interrupt on match
• Four character receiver and transmitter FIFOs
• 0 to 4Mbit/sec data rate
• Programmable bit rate for each receiver and transmitter selectable
from:
• Transmits up to 4Mbit/sec data rate Receives up to 2Mbit/sec data
– 16 fixed rates: 50 to 38.4k baud
rate
– One user-defined rate derived from programmable
counter/timer
– External 1X or 16X clock
– Digital phase-locked loop
1
1995 May 1
853-0307 15179
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
