ꢀ ꢁꢂ ꢁ ꢃꢁ ꢄ ꢅ
SEMICONDUCTOR TECHNICAL DATA
SC97H73/D
Rev 0, 10/2003
Freescale Semiconductor, Inc.
ꢆ
ꢇ
ꢆ
ꢈ
ꢉ
ꢊ
ꢉ
ꢋ
ꢄ
ꢈ
ꢌ
ꢀ
ꢁ
ꢍ
ꢎ
ꢄ
ꢄ
ꢌ
ꢏ
ꢐ
ꢑ
ꢒ
ꢍ
ꢌ
ꢙ
ꢚ
ꢛ
ꢚ
ꢆ
ꢓ
ꢔ
ꢕ
ꢔ
ꢖ
ꢗ
ꢘ
ꢐ
ꢖ
The SC97H73 is a 3.3V or 2.5V compatible, 1:12 PLL based clock
generator targeted for high performance low-skew clock distribution in
mid-range to high-performance networking, computing and telecom
applications. With output frequencies up to 250 MHz and output skews
less than 250 ps the device meets the needs of the most demanding clock
applications.
3.3V 1:12 LVCMOS
PLL CLOCK GENERATOR
Features
• 1:12 PLL based low-voltage clock generator
• 3.3V power supply
• Generates clock signals up to 250 MHz
• Maximum output skew of 250 ps
• Differential PECL reference clock input
• Two LVCMOS PLL reference clock inputs
• External PLL feedback supports zero-delay capability
• Drives up to 24 clock lines
• Internal power–on reset
• Ambient temperature range 0°C to +70°C
• Pin and function compatible to the SC973X
FA SUFFIX
52 LEAD LQFP PACKAGE
CASE 873A
Functional Description
The SC97H73 utilizes PLL technology to frequency lock its outputs
onto an input reference clock. Normal operation of the SC97H73 requires
the connection of the PLL feedback output QFB to feedback input FB_IN
to close the PLL feedback path. The reference clock frequency and the
divider for the feedback path determine the VCO frequency. Both must be
selected to match the VCO frequency range. The SC97H73 supports the
output to input frequency ratios 8:1 and 4:1.
The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The REF_SEL pin
selects the LVPECL or the LVCMOS compatible inputs as the reference clock signal. Two alternative LVCMOS compatible clock
inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass configuration for test and
diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The
PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do not apply. The
SC97H73 has an internal power-on reset (POR) circuitry that resets the device at power up.
The SC97H73 is fully 3.3V compatible and requires no external PLL loop filter components. All inputs (except PCLK) accept
LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission
lines. For series terminated transmission lines, each of the SC97H73 outputs can drive one or two traces giving the devices an
effective fanout of 1:24. The device is pin and function compatible to the SC973X and is packaged in a 52-lead LQFP package.
1
© Motorola, Inc. 2003
For More Information On This Product,
Go to: www.freescale.com