Datasheet > SAC57D53MCVMO

SAC57D53MCVMO

更新时间： 2024-11-22 15:18:35

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
77页	1085K
描述
ARM 32-bit MCU, Triple core, 3MB Flash, 1.3MB gRAM, 1MB sysRAM, -40/+105degC, 516 MAPBGA

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SAC57D53MCVMO 数据手册

Document Number SAC57D54H

Rev. 7, 05/2017

NXP Semiconductors

Data Sheet: Technical Data

SAC57D54H

Features

• Debug functionality

– Run-time debug control of cores and visibility of

system resources using the Debug Access Port

(DAP)

– IEEE 1149.1/ IEEE 1149.7 System JTAG Controller

(SJTAG)

– Program and Data Trace support (16-bit data width)

implemented by the ARM Trace Port Interface Unit

(TPIU) Trace capture

• ARM™ Cortex-A5, 32-bit CPU

– Supports ARMv7- ISA

– 32 KB Instruction cache, 32 KB Data cache

– NEON SIMD Media Processing Engine

– FPU supporting double precision floating point

operations

– Memory Management Unit

– GIC Interrupt Controller

– Up to 320 MHz

• Timer

– Four 8-channel Flextimer modules (FTM)

– Two 4 channel System Timer Module (STM)

– Three Software WatchDog Timers (SWT)

– One 8 channel Periodic Interrupt Timer (PIT)

– Autonomous Real Time Counter (RTC)

• ARM™ Cortex-M4, 32-bit CPU

– Supports ARMv7 - ISA

– 16 KB Instruction cache, 16 KB Data cache

– 64 KB Tightly-Coupled Memory (TCM)

– Single Precision FPU

– NVIC Interrupts Controller

• Analog

– 1.25 DMIPS per MHz integer performance

– Up to 160 MHz

– 1 x 24 channel, 12-bit analog-to-digital converter

(ADC)

– 2 analog comparators (CMP)

• I/O Processor

– ARM™ Cortex-M0+, 32-bit CPU

– Intelligent Stepper Motor Drive

• Security

– Cryptographic Services Engine (CSE)

• Memory subsystem

• Safety

– System Memory Protection Unit

– 4 MB on-chip flash supported with the flash

controller

– 1 MB on-chip SRAM with ECC

– 1.3 MB on-chip Graphics SRAM with FlexECC

– ISO26262 ASIL-B compliance

– Password and Device Security (PASS) supporting

advanced censorship and life-cycle management

– One Fault Collection and Control Unit (FCCU) to

collect faults and issue interrupts

• Supports wake-up from low power modes via the

WKPU controller

• Multiple operating modes

– Includes enhanced low power operation

• On-chip voltage regulator

• Memory interfaces

– External 3.3 V input supply

– 2 x Dual QuadSPI Serial flash controllers

– Supports SDR and DDR serial flash

– Support for 3.3 V Hyperflash (Spansion)

– DRAM controller supporting SDR and DDR2

– Option for direct, external supply of core voltage

– Low Voltage Detect (LVD) and High Voltage

Detect (HVD) on various supplies and regulators

• Clock interfaces

– 8-40 MHz external crystal (FXOSC)

– 16 MHz IRC (FIRC)

– 128 kHz IRC (SIRC)

– 32 kHz external crystal (SXOSC)

– Clock Monitor Unit (CMU)

– Frequency modulated phase-locked loop (FMPLL)

– Real Time Counter (RTC)

NXP reserves the right to change the production detail specifications as may be

required to permit improvements in the design of its products.

12 3 4 5 6 7...77

中文翻译

下载PDF

与SAC57D53MCVMO相关器件

型号	品牌	获取价格	描述	数据表
SAC-5P-0,34-OE-OE-240-100,0SH	PHOENIX	获取价格	Wire And Cable
SAC-5P-0,34-OE-OE-240-100,0US	PHOENIX	获取价格	Wire And Cable
SAC-5P-0,6PURSH/M12FSBKUBG	PHOENIX	获取价格	Circular Connector,
SAC-5P-10,0-924/FRSCO	PHOENIX	获取价格	Circular Connector
SAC-5P-2,0-542/FSSHSCOBK	PHOENIX	获取价格	Circular Connector
SAC-5P-2,0-547/FRSCOBK	PHOENIX	获取价格	Circular Connector
SAC-5P-2,0-U20/MINFR	PHOENIX	获取价格	Circular Connector
SAC-5P-2,0-U30/MINFR	PHOENIX	获取价格	Circular Connector
SAC-5P-2,0-U30/MINFS	PHOENIX	获取价格	Circular Connector
SAC-5P-2,0-U40/MINFS	PHOENIX	获取价格	Circular Connector

与SAC57D53MCVMO相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

28
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

21
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

50
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

48

产品中心

服务支持

精选活动

关于我们

帮助中心

SAC57D53MCVMO

SAC57D53MCVMO 数据手册

与SAC57D53MCVMO相关器件

与SAC57D53MCVMO相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SAC57D53MCVMO

SAC57D53MCVMO 数据手册

与SAC57D53MCVMO相关器件

与SAC57D53MCVMO相关文章

您还可以找

您在本页遇到什么问题？