5秒后页面跳转
S2050A PDF预览

S2050A

更新时间: 2024-09-16 20:09:19
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 以太网:16GBASE-T电信电信集成电路
页数 文件大小 规格书
19页 158K
描述
Ethernet Transceiver, PQFP52, 10 X 10 MM, COMPACT, PLASTIC, QFP-52

S2050A 技术参数

生命周期:Contact Manufacturer包装说明:QFP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.79JESD-30 代码:S-PQFP-G52
长度:10 mm功能数量:1
端子数量:52最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装形状:SQUARE
封装形式:FLATPACK座面最大高度:2.45 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:ETHERNET TRANSCEIVER温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD宽度:10 mm
Base Number Matches:1

S2050A 数据手册

 浏览型号S2050A的Datasheet PDF文件第2页浏览型号S2050A的Datasheet PDF文件第3页浏览型号S2050A的Datasheet PDF文件第4页浏览型号S2050A的Datasheet PDF文件第5页浏览型号S2050A的Datasheet PDF文件第6页浏览型号S2050A的Datasheet PDF文件第7页 
®
DEVICE  
SPECIFICATION  
S2046/S2050  
GIGABIT ETHERNET CHIPSET  
GENERAL DESCRIPTION  
FEATURES  
• Functionally compliant with the 802.3z specification  
• S2046 transmitter incorporates phase-locked  
loop (PLL) providing clock synthesis from low-  
speed reference  
• S2050 receiver PLL configured for clock and  
data recovery  
• 1250 Mbps (Gigabit Ethernet) operation  
• 10- or 20-bit parallel TTL compatible interface  
• +3.3/+5V power supply  
• Low-jitter serial PECL compatible interface  
• Lock detect  
• Local loopback  
• Compact 52 PQFP package  
• Gigabit Ethernet framing performed by receiver  
• Continuous downstream clocking from receiver  
• TTL compatible outputs possible with +5V I/O  
power supply  
The S2046 and S2050 transmitter and receiver pair  
are designed to perform high-speed serial data trans-  
mission over fiber optic or coaxial cable interfaces  
conforming to the requirements of the proposed 802.3z  
specification. The chipset is Gigabit Ethernet compli-  
ant and supports 1250 Mbps with an associated 10  
or 20-bit data word.  
The chipset performs parallel-to-serial and serial-to-  
parallel conversion and framing for block-encoded  
data. The S2046 on-chip PLL synthesizes the high-  
speed clock from a low-speed reference. The S2050  
on-chip PLL synchronizes directly to incoming digital  
signals, to receive the data stream. The transmitter  
and receiver each support differential PECL-compat-  
ible I/O for fiber optic component interfaces, to  
minimize crosstalk and maximize data integrity. Local  
loopback allows for system diagnostics. The I/O sec-  
tion can operate from either a +3.3V or a +5V power  
supply. (See Ordering Information.)  
APPLICATIONS  
High-speed data communications  
• Ethernet backbone connections  
• Mainframe  
Figure 1 shows a typical network configuration incor-  
porating the chipset.  
• Workstation  
• Frame buffer  
• Switched networks  
• Data broadcast environments  
• Proprietary extended backplanes  
Figure 1. System Block Diagram  
Optical  
S2050  
RX  
RX  
S2046  
TX  
Optical  
TX  
Gigabit  
Ethernet  
Controller  
Gigabit  
Ethernet  
Controller  
S2046  
Optical  
S2050  
RX  
Optical  
RX  
TX  
TX  
March 29, 2000 / Revision B  
1

与S2050A相关器件

型号 品牌 获取价格 描述 数据表
S2050A/D AMCC

获取价格

Ethernet Transceiver, PQFP52, 10 X 10 MM, COMPACT, PLASTIC, QFP-52
S2050A/TD AMCC

获取价格

Ethernet Transceiver, PQFP52, 10 X 10 MM, COMPACT, PLASTIC, QFP-52
S2050A-3 AMCC

获取价格

Ethernet Transceiver, PQFP52, 10 X 10 MM, COMPACT, PLASTIC, QFP-52
S2050A-3 ROCHESTER

获取价格

Ethernet Transceiver, PQFP52, 10 X 10 MM, COMPACT, PLASTIC, QFP-52
S2050A-3/D AMCC

获取价格

Ethernet Transceiver, PQFP52, 10 X 10 MM, COMPACT, PLASTIC, QFP-52
S2050A-3/TD AMCC

获取价格

Ethernet Transceiver, PQFP52, 10 X 10 MM, COMPACT, PLASTIC, QFP-52
S2050ATD AMCC

获取价格

DATACOM, ETHERNET TRANSCEIVER, PQFP52, 10 X 10 MM, PLASTIC, QFP-52
S2050J TECCOR

获取价格

SCRs 1-70 AMPS NON-SENSITIVE GATE
S-2050W NIDEC

获取价格

ROTARY SELECTOR SWITCHES
S-2051 NIDEC

获取价格

ROTARY SELECTOR SWITCHES