RM7000B

更新时间： 2024-11-04 22:23:47

品牌	Logo	应用领域
PMC		微处理器
页数	文件大小	规格书
2页	37K
描述
64-Bit MIPS RISC Microprocessor with Integrated L2 Cache

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

RM7000B 数据手册

RM7000B

Preliminary

64-Bit MIPS RISC Microprocessor with Integrated L2 Cache

•

125 MHz max. freq., multiplexed

address/data bus (SysAD)

•

Specialized DSP integer Multiply-

Accumulate instructions

(MAD/MADU), and three-operand

Multiply instruction (MUL)

FEATURES

• Dual-Issue symmetric superscalar

microprocessor

•

Supports two outstanding reads with

out-of-order return

•

500MHz max CPU frequency

•

I and D Test/Break-point (Watch)

registers for emulation and debug

• High-performance floating-point unit

•

Capable of issuing two instructions

per clock cycle

•

1000 MFLOPS maximum

Performance counter for system

and software tuning and debug

•

IEEE754 compliant single and

double precision floating-point

operations

• Integrated primary and secondary

caches

•

16KB Instruction, 16KB Data, and

256KB on-chip secondary

• 64-bit MIPS instruction set architecture

PACKAGING

•

Data PREFETCH instruction allows

the processor to overlap cache miss

latency and instruction execution

•

Fully Static 0.13µ CMOS design

with dynamic power down logic

All are 4-way set associative with

32-byte line size

•

304 pin TBGA package, 31x31 mm

Per-line locking in primary and

secondary caches

•

Single-cycle floating-point multiply-

add

Fast Packet Cache™ increases

system efficiency in networking

applications

DEVELOPMENT TOOLS

• Operating Systems:

• Integrated memory management unit

•

Fully associative TLB

•

64/48 dual entries map 128/96

pages

•

Linux by MontaVista and Red Hat

VxWorks by Wind River Systems

Nucleus by Accelerated Technology

Neutrino by QNX Software Systems

• Integrated external cache controller

•

Allows up to 8Mbyte of external

cache for applications with large

data sets

•

Variable page size

• Embedded application enhancements

•

Fourteen fully prioritized vectored

interrupts-10 external, 2 internal, 2

software

• High-performance system interface

• Compiler Suites

•

1000 Mbyte per-second peak

throughput

•

Algorithmics

•

Green Hills Software

BLOCK DIAGRAM

64-bit Integer Unit

Dual-Issue Superscalar

System Control

PC Unit

64-bit FP Unit

Double/Single IEEE754

Integer Multiplier

Instr. Dispatch

I-Cache

MMU

D-Cache

16KB, 4-way, lockable

Fully Assoc., 48 or 64 Entry

16KB, 4-way, lockable

System Cache (L2)

256KB, 4-way, lockable

Bus Interface Unit

L3 Cache Control

Int Ctlr

64-bit

SysA /D Bus & L3 Ctr

NMI, INT9 – INT0

PMC- 2011603(P1)

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

中文翻译

下载PDF

与RM7000B相关器件

型号	品牌	获取价格	描述	数据表
RM7000B?	ETC	获取价格	PMC-2010588 RM7000B Microprocessor with On-Chip Secondary Cache Data Sheet [715 kB]
RM7000B-450T	PMC	获取价格	Microprocessor,
RM7000B-500T	PMC	获取价格	Microprocessor,
RM7000C	PMC	获取价格	64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
RM7000C-533T	MICROSEMI	获取价格	Microprocessor,
RM7000C-533T	PMC	获取价格	Microprocessor,
RM7000C-600T	MICROSEMI	获取价格	Microprocessor,
RM700B	EDI	获取价格	HIGH VOLTAGE HIGH CURRENT MINIATURE RECTIFIERS
RM702024	TE	获取价格	Power Relay
RM702524	TE	获取价格	Power Relay

与RM7000B相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

RM7000B

RM7000B 数据手册

与RM7000B相关器件

与RM7000B相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

RM7000B

RM7000B 数据手册

与RM7000B相关器件

与RM7000B相关文章

您还可以找

您在本页遇到什么问题？