I2S Controller with
WISHBONE Interface
March 2014
Reference Design RD1101
Introduction
The I2S bus (Inter-IC Sound bus) is a 3-wire, half-duplex serial link for connecting digital audio devices in an elec-
tronic system. The bus handles audio data and clocks separately to minimize jitter that may cause data distortion in
the digital analog system. Invented by Philips Semiconductor, the I2S bus is widely used by equipment and IC man-
ufacturers.
This reference design implements an I2S transmit master or I2S receive master with a WISHBONE interface.
Features
The following are some key characteristics of this design:
• Configurable as an I2S transmit master or I2S receive master
• WISHBONE interface
• Configurable sample data resolution from 16 to 32 bits
• Configurable data width from 16 to 32 bits
• Configurable data buffer from 16 to 256 words deep
• Active high interrupt output
Functional Description
This design is configurable via the parameter IS_RECEIVER. When IS_RECEIVER is set to ‘1’, it is configured as
an I2S transmit master; otherwise, it is configured as an I2S receive master. Figure 1 shows the design used as an
I2S transmit master in an I2S system. Figure 2 shows the design used as an I2S receive master in an I2S system.
Figure 1. I2S Transmit Master Connecting to Peripherals
FPGA
sck
I2S Transmitter
Master
ws
sd
Microprocessor
I2S Receiver
Figure 2. I2S Receive Master Connecting to Peripherals
FPGA
sck
ws
sd
I2S Receiver
Master
Microprocessor
I2S Transmitter
© 2014 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
rd1101_01.1