QS532806/A
GUARANTEEDLOWSKEW3.3VCMOSCLOCKDRIVER/BUFFER
INDUSTRIALTEMPERATURERANGE
GUARANTEED LOW SKEW
QS532806/A
3.3V CMOS CLOCK
DRIVER/BUFFER
FEATURES:
DESCRIPTION
−
−
−
−
−
−
−
−
JEDEC compatible LVTTL level
10 low skew clock outputs
Monitor output
Clock inputs are 5V tolerant
Pinout and function compatible with QS5806
25Ω on-chip resistors for low noise
Input hysteresis for better noise margin
Guaranteed low skew:
TheQS532806clockdriver/buffercircuitcanbeusedforclockbuffering
schemes where lowskewis a keyparameter. The QS532806offers two
banks of five inverting outputs. Designed in IDT's proprietary CMOS
process,these devices provide lowpropagationdelaybufferingwithon-
chipskewof0.7ns forsame-transition,same-banksignals.
TheQS532806has on-chipseries terminationresistors forlowernoise
clocksignals.The series resistorversions are recommendedfordriving
unterminatedlineswithcapacitiveloadingandothernoisesensitiveclock
distributioncircuits.These clockbufferproducts are designedforuse in
high-performanceworkstations,embeddedandpersonalcomputingsys-
tems. Several devices can be used in parallel or scattered throughout a
systemforguaranteedlowskew,system-wideclockdistributionnetworks.
•
•
•
0.7ns output skew (same bank)
0.9ns output skew (different bank)
1ns part-to-part skew
−
−
Std. and A speed grades
Available in QSOP and SOIC packages
FUNCTIONALBLOCKDIAGRAM
OEA
INA
5
OA5 - OA1
MON
5
INB
OB5 - OB1
OEB
INDUSTRIAL TEMPERATURE RANGE
SEPTEMBER 2000
1
c
1999 Integrated Device Technology, Inc.
DSC-5783/-