Datasheet > PPG36F-.5

PPG36F-.5

更新时间： 2024-11-18 23:29:03

品牌	Logo	应用领域
其他 - ETC		延迟线逻辑集成电路
页数	文件大小	规格书
5页	69K
描述
Peripheral IC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PPG36F-.5 数据手册

PPG36F

6-BIT PROGRAMMABLE

PULSE GENERATOR

(SERIES PPG36F)

data

delay

devices, inc.

FEATURES

PACKAGES

TRIG

N/C

OUT

N/C

RES

N/C

GND

VCC

OUT/

N/C

Digitally programmable in 64 steps

Monotonic pulse-width-vs-address variation

Rising edge triggered

Two separate outputs: inverting & non-inverting

Precise and stable pulse width

Input & outputs fully TTL interfaced & buffered

10 T²L fan-out capability

N/C

Fits standard 24-pin DIP socket

Auto-insertable

PPG36F-xx

DIP

PPG36F-xxM

Military DIP

PPG36F-xxC4 Gull-Wing

PPG36F-xxMC4 Military Gull-Wing

PIN DESCRIPTIONS

FUNCTIONAL DESCRIPTION

TRIG Trigger Input

OUT Non-inverted Output

OUT/ Inverted Output

A0-A5 Address Bits

RES Reset

The PPG36F-series device is a 6-bit digitally programmable pulse

generator. The width, PW_A, depends on the address code (A5-A0)

according to the following formula:

PW_A= PW₀+ T_INC* A

VCC +5 Volts

GND Ground

where A is the address code, T_INCis the incremental pulse width of the

device, and PW₀is the inherent pulse width of the device. The

incremental width is specified by the dash number of the device and can range from 0.5ns through 10ns,

inclusively. RESET is held LOW during normal operation. When it is brought HIGH, OUT and OUT/ are

forced into LOW and HIGH states, respectively, and the unit is ready for the next trigger input. The

address is not latched and must remain asserted while the output pulse is active.

DASH NUMBER SPECIFICATIONS

SERIES SPECIFICATIONS

Part

Number

Incremental Width

Per Step (ns)

0.5 ± 0.3

1 ± 0.5

Total Width

Change (ns)

31.5 ± 2.00

63.0 ± 3.15

126.0 ± 6.30

189.0 ± 9.45

252.0 ± 12.6

315.0 ± 15.8

378.0 ± 18.9

441.0 ± 22.1

504.0 ± 25.2

567.0 ± 28.4

630.0 ± 31.5

Programmed pulse width tolerance: 5% or 2ns,

whichever is greater

PPG36F-.5

PPG36F-1

PPG36F-2

PPG36F-3

PPG36F-4

PPG36F-5

PPG36F-6

PPG36F-7

PPG36F-8

PPG36F-9

PPG36F-10

Inherent width (PW₀):12ns typical

Inherent delay (T_TO): 3.5ns ± 2ns

Operating temperature: 0° to 70° C

Supply voltage V_CC: 5VDC ± 5%

Supply current: I_CC= 60ma typical

2 ± 0.5

3 ± 1.0

4 ± 1.0

5 ± 1.5

6 ± 1.5

7 ± 1.5

8 ± 2.0

9 ± 2.0

10 ± 2.0

NOTE: Any dash number between .5 and 10 not

shown is also available.

Ó1997 Data Delay Devices

Doc #97009

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

1/15/97

12 3 4 5

中文翻译

下载PDF

与PPG36F-.5相关器件

型号	品牌	获取价格	描述	数据表
PPG36F-.5C4	ETC	获取价格	Peripheral IC
PPG-36F-.5M	DATADELAY	获取价格	Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output, TTL, LOW P
PPG36F-.5M	ETC	获取价格	Peripheral IC
PPG-36F-.5MC4	DATADELAY	获取价格	Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output, TTL,
PPG36F-.5MC4	ETC	获取价格	Peripheral IC
PPG36F-.5MC5	DATADELAY	获取价格	Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output,
PPG36F0.5	ETC	获取价格	Logic IC
PPG-36F-1	DATADELAY	获取价格	Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output, TTL, PDIP2
PPG36F-1	DATADELAY	获取价格	6-BIT PROGRAMMABLE PULSE GENERATOR(SERIES PPG36F)
PPG-36F-10	DATADELAY	获取价格	Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output, TTL, PDIP2

与PPG36F-.5相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

PPG36F-.5

PPG36F-.5 数据手册

与PPG36F-.5相关器件

与PPG36F-.5相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PPG36F-.5

PPG36F-.5 数据手册

与PPG36F-.5相关器件

与PPG36F-.5相关文章

您还可以找

您在本页遇到什么问题？