Datasheet > PPG33F

PPG33F

更新时间： 2024-11-19 10:06:19

品牌	Logo	应用领域
DATADELAY		脉冲脉冲发生器
页数	文件大小	规格书
5页	285K
描述
3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PPG33F 数据手册

PPG33F



3-BIT PROGRAMMABLE

PULSE GENERATOR

(SERIES PPG33F)

data

delay

devices, _inc.

FEATURES

PACKAGES

•

Digitally programmable in 7 steps

Monotonic pulse-width-vs-address variation

Rising edge triggered

VCC

OUT/

N/C

TRIG

OUT

N/C

VCC

N/C

OUT

N/C

OUT/

N/C

Two separate outputs: inverting & non-inverting

Precise and stable pulse width

Input & outputs fully TTL interfaced & buffered

10 T²L fan-out capability

RES

GND

RES

GND

Fits standard 14-pin DIP socket

Auto-insertable

DIP

Gull-Wing

PPG33F-xx Commercial

PPG33F-xxM Military

PPG33F-xxC3 Commercial

PPG33F-xxMC3 Military

FUNCTIONAL DESCRIPTION

PIN DESCRIPTIONS

The PPG33F-series device is a 3-bit digitally programmable pulse

generator. The width, PW_A, depends on the address code (A2-A0)

according to the following formula:

TRIG Trigger Input

OUT Non-inverted Output

OUT/ Inverted Output

A0-A2 Address Bits

PW_A= PW₀+ T_INC* A

RES

Reset

VCC +5 Volts

GND Ground

where A is the address code, T_INCis the incremental pulse width of the

device, and PW₀is the inherent pulse width of the device. The

incremental width is specified by the dash number of the device and can range from 0.5ns through 50ns,

inclusively. RESET is held LOW during normal operation. When it is brought HIGH, OUT and OUT/ are

forced into LOW and HIGH states, respectively, and the unit is ready for the next trigger input. The

address is not latched and must remain asserted while the output pulse is active.

SERIES SPECIFICATIONS

DASH NUMBER SPECIFICATIONS

•

Programmed pulse width tolerance: 5% or 1ns,

Part

Incremental Width

Per Step (ns)

0.5 ± 0.3

1 ± 0.4

Total Width

Change (ns)

3.50 ± 1.00

7.00 ± 1.00

14.0 ± 1.00

21.0 ± 1.05

28.0 ± 1.40

35.0 ± 1.75

42.0 ± 2.10

56.0 ± 2.80

70.0 ± 3.50

140 ± 7.00

210 ± 10.5

280 ± 14.0

350 ± 17.5

whichever is greater

Number

PPG33F-.5

PPG33F-1

PPG33F-2

PPG33F-3

PPG33F-4

PPG33F-5

PPG33F-6

PPG33F-8

PPG33F-10

PPG33F-20

PPG33F-30

PPG33F-40

PPG33F-50

•

Inherent width (PW₀): 9ns typical

Inherent delay (T_TO): 3.5ns ± 2ns

Operating temperature: 0° to 70° C

Supply voltage V_CC: 5VDC ± 5%

2 ± 0.4

3 ± 0.5

4 ± 0.5

Supply current:

I_CC= 41ma typical

5 ± 0.6

6 ± 0.7

8 ± 0.8

10 ± 1.0

20 ± 1.5

30 ± 1.8

40 ± 2.0

50 ± 2.5

1997 Data Delay Devices

NOTE: Any dash number between .5 and 50 not

shown is also available.

Doc #97010

1/15/97

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

12 3 4 5

中文翻译

下载PDF

与PPG33F相关器件

型号	品牌	获取价格	描述	数据表
PPG-33F-.5	DATADELAY	获取价格	PULSE GENERATOR DELAY LINE, COMPLEMENTARY OUTPUT, DIP14, LOW PROFILE, DIP-14
PPG33F-.5	DATADELAY	获取价格	3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG33F-.5C3	DATADELAY	获取价格	3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG33F-.5M	DATADELAY	获取价格	3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG33F-.5MC3	DATADELAY	获取价格	3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG33F0.5	ETC	获取价格	Logic IC
PPG-33F-1	DATADELAY	获取价格	PULSE GENERATOR DELAY LINE, COMPLEMENTARY OUTPUT, DIP14, LOW PROFILE, DIP-14
PPG33F-1	DATADELAY	获取价格	3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG33F-10	DATADELAY	获取价格	3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG33F-10C3	DATADELAY	获取价格	3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)

与PPG33F相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

PPG33F

PPG33F 数据手册

与PPG33F相关器件

与PPG33F相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PPG33F

PPG33F 数据手册

与PPG33F相关器件

与PPG33F相关文章

您还可以找

您在本页遇到什么问题？