5秒后页面跳转
PPG323F-500 PDF预览

PPG323F-500

更新时间: 2024-11-20 00:55:47
品牌 Logo 应用领域
DATADELAY /
页数 文件大小 规格书
5页 211K
描述
23-BIT CRYSTAL-STABILIZED PULSE GENERATOR (SERIES PPG323F)

PPG323F-500 数据手册

 浏览型号PPG323F-500的Datasheet PDF文件第2页浏览型号PPG323F-500的Datasheet PDF文件第3页浏览型号PPG323F-500的Datasheet PDF文件第4页浏览型号PPG323F-500的Datasheet PDF文件第5页 
PPG323F  
23-BIT CRYSTAL-STABILIZED  
PULSE GENERATOR  
(SERIES PPG323F)  
FEATURES  
PINOUT  
Digitally programmable in 8,388,608 steps  
Monotonic pulse-width-vs-address variation  
Rising edge triggered  
A11  
A10  
A9  
A8  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
OUT  
IN  
1
2
3
4
5
6
7
8
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
GND  
A12  
A13  
A14  
A15  
A16  
A17  
A18  
A19  
A20  
A21  
A22  
RES  
VCC  
Precise and stable pulse width  
Low jitter over entire programmable range  
Input & outputs fully TTL interfaced & buffered  
10 T2L fan-out capability  
9
10  
11  
12  
13  
14  
FUNCTIONAL DESCRIPTION  
PIN DESCRIPTIONS  
The PPG323F-series device is a 23-bit digitally programmable pulse  
generator. The width, PWA, depends on the address code (A22-A0)  
according to the following formula:  
TRIG  
OUT  
Trigger Input  
Pulse Output  
A0-A22 Address Bits  
VCC  
GND  
+5 Volts  
Ground  
PWA = PW0 + TINC * A  
where A is the address code, TINC is the incremental pulse width of the  
device, and PW0 is the inherent pulse width of the device. The incremental  
width is specified by the dash number of the device and can range from 20ns through 5us, inclusively. RES  
is held LOW during normal operation. When it is brought HIGH, OUT is forced into a LOW state, and the  
unit is ready for the next trigger input. The address is not latched and must remain asserted while the output  
pulse is active. The PPG323F is crystal-stabilized, providing low jitter (350ps RMS) over the entire address  
range.  
DASH NUMBER SPECIFICATIONS  
SERIES SPECIFICATIONS  
Part  
Number  
Incremental  
Width  
Per Step (ns)  
20  
Total Width  
Change (sec)  
Pulse width tolerance: 0.05% or 100ps,  
whichever is greater  
Inherent width (PW0): 100ns typical  
Inherent delay (TTO): 10ns typical  
Operating temperature: -40to 85C  
Supply voltage VCC: 5VDC 5%  
Supply current: ICC = 200ma typical  
PPG323F-20  
PPG323F-50  
0.16777  
0.41943  
0.83886  
1.6777  
4.1943  
8.3886  
16.777  
41.943  
50  
100  
200  
500  
1000  
2000  
5000  
PPG323F-100  
PPG323F-200  
PPG323F-500  
PPG323F-1000  
PPG323F-2000  
PPG323F-5000  
NOTE: Any dash number between 20 and 5000  
not shown is also available.  
2014 Data Delay Devices  
Doc #14016  
6/9/2014  
DATA DELAY DEVICES, INC.  
3 Mt. Prospect Ave. Clifton, NJ 07013  
1

与PPG323F-500相关器件

型号 品牌 获取价格 描述 数据表
PPG323F-5000 DATADELAY

获取价格

23-BIT CRYSTAL-STABILIZED PULSE GENERATOR (SERIES PPG323F)
PPG33.5 ETC

获取价格

Logic IC
PPG33-1 ETC

获取价格

Logic IC
PPG33-2 ETC

获取价格

Logic IC
PPG33-3 ETC

获取价格

Logic IC
PPG33-5 ETC

获取价格

Logic IC
PPG33F DATADELAY

获取价格

3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG-33F-.5 DATADELAY

获取价格

PULSE GENERATOR DELAY LINE, COMPLEMENTARY OUTPUT, DIP14, LOW PROFILE, DIP-14
PPG33F-.5 DATADELAY

获取价格

3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)
PPG33F-.5C3 DATADELAY

获取价格

3-BIT PROGRAMMABLE PULSE GENERATOR (SERIES PPG33F)