PM7326

更新时间： 2024-09-23 22:44:23

品牌	Logo	应用领域
PMC		开关异步传输模式 ATM
页数	文件大小	规格书
2页	35K
描述
ATM/PACKET Traffic Manager and Switch

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PM7326 数据手册

PM7326

PMC-Sierra,Inc.

S/UNI-APEX

ATM/PACKET Traffic Manager and Switch

• Traffic queuing algorithm is highly

configurable on a per connection, per

class, and per port basis.

• Configurable scheduling of 4 classes

of service on every port, with rate

shaping available for the 4 WAN ports.

Configurable traffic parameters

enabling a mix of CBR, VBR, GFR,

and UBR classes.

• Configurable OAM cell queuing and

special handling on all ports.

• VPI/VCI header mapping.

•

Or single port slave.

FEATURES

• ATM (fixed length cell) and packet/

frame traffic manager and switch.

• 2048 line ports, 4 WAN ports, and a

high speed microprocessor port. Any

port to any port switching for 64k

independent connections.

• Manages up to 256k cell (16M byte)

MICROPROCESSOR INTERFACE

• 66 MHz, 32 bit address/data bus

capable of single or burst access to

internal registers and cell buffers.

• Supports cell/packet transfer to/from

any port, with CRC32 and CRC10

calculation supported in hardware.

• Works seamlessly with

S/UNI-VORTEX and S/UNI-DUPLEX

to implement a system-wide

embedded communication channel.

data buffer and 4M byte context

memory shared over all ports.

• Configurable progressive throttling of

buffer consumption, with memory

• Supports 700 Mb/s ingress traffic and

reservation under high consumption.

700 Mb/s egress traffic aggregated

Supports ABR with EFCI marking.

across all ports.

CONGESTION CONTROL

• Traffic discard thresholds configurable

per connection (independent CLP0

and CLP1 thresholds), per class, per

port, and per direction.

• Buffer congestion controlled via Partial

• Low power 3.3/2.5V CMOS.

Packet Discard, Early Packet Discard

• Standard 5 pin P1149 JTAG port.

(PPD/EPD). Cell at a time discard also

• 352 ball SBGA, 35mm x 35mm.

supported.

• Guaranteed Frame Rate (GFR)

implemented via CLP0 minimum buffer

size reservation per connection.

• For frame/packet flows:

BUS INTERFACES

• 8/16 bit, 52 MHz UTOPIA L2 bus.

• Line side:

•

Supports external wire speed HDLC

processor, SAR, and flow classifier

via packet-contiguous queuing and

scheduling.

QUEUING & SCHEDULING

•

Enhanced UTOPIA Tx master

supports 2048 ports. Rx master

supports 32 ports.

• 64k traffic staging queues (one per

connection) individually assignable to

any CoS on any port.

• 8k + 20 scheduling queues: 4 CoS

queues per port, 2048 line ports, 4

WAN ports, and 1 processor port.

•

Error indication in AAL5 EOM trailer

(set by SAR or classifier) can invoke

errored packet discard, thereby

eliminating need for packet buffers

in external devices.

•

Or single port slave.

• WAN side:

•

Master (with optional cell length

expansion) supports 4 Tx or Rx

ports.

BLOCK DIAGRAM

Processor

Interface

Ctrl Lines

AD[31:0]

SSRAM Interface

LRCLK

LRPA

LRSX

LTCLK

LTPA

LTSX

LRSOP

Loop Rx

Loop Tx

LTSOP

LRDAT[15:0]

LRPRTY

LRENB

Any-PHY

Que Management &

Scheduling

Any-PHY

LTDAT[15:0]

LTPRTY

LTENB

LRADR[5:0]

LTADR[11:0]

WRCLK

WRPA

WTCLK

WTPA

WRSX

WTSX

WRSOP

WAN Rx

Any-PHY

WAN Tx

Any-PHY

WTSOP

WRDAT[15:0]

WRPRTY

WRENB

WTDAT[15:0]

WTPRTY

WTENB

JTAG Test

Access Port

SDRAM Interface

WRADR[2:0]

WTADR[2:0]

PMC-990146 (P2)

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

中文翻译

下载PDF

与PM7326相关器件

型号	品牌	获取价格	描述	数据表
PM7326?	ETC	获取价格	Data Sheet Errata\|PMC-1991770 [467 kB]?
PM7326-BGI	PMC	获取价格	Support Circuit, 1-Func, CMOS, PBGA352, 35 X 35 MM, 1.45 MM HEIGHT, ROHS COMPLIANT, SBGA-3
PM7326-BI	PMC	获取价格	ATM/PACKET TRAFFIC MANAGER AND SWITCH
PM73-270M-RC	BOURNS	获取价格	General Purpose Inductor, 27uH, 20%, 1 Element, Ferrite-Core, SMD, ROHS COMPLIANT
PM73-271K-RC	BOURNS	获取价格	General Purpose Inductor, 270uH, 10%, 1 Element, Ferrite-Core, SMD, ROHS COMPLIANT
PM7328	PMC	获取价格	ATM Layer Solution
PM7328?	ETC	获取价格	Data Sheet Errata\|PMC-2011076 [330 kB]?
PM7328-BGI	PMC	获取价格	ATM Network Interface, 1-Func, CMOS, PBGA432, 40 X 40 MM, 1.54 MM HEIGHT, 1.27 MM PITCH, R
PM7328-BI	PMC	获取价格	ATM LAYER SOLUTION
PM7329	PMC	获取价格	ATM TRAFFIC MANAGER AND SWITCH

与PM7326相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

6
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

11
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

79
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

71

产品中心

服务支持

精选活动

关于我们

帮助中心

PM7326

PM7326 数据手册

与PM7326相关器件

与PM7326相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PM7326

PM7326 数据手册

与PM7326相关器件

与PM7326相关文章

您还可以找

您在本页遇到什么问题？