Datasheet > PLL205-01XI

PLL205-01XI

更新时间： 2024-09-21 10:08:39

品牌	Logo	应用领域
其他 - ETC		时钟发生器
页数	文件大小	规格书
12页	103K
描述
Motherboard Clock Generator for AMD - K7

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PLL205-01XI 数据手册

PLL205-01

Motherboard Clock Generator for AMD - K7

FEATURES

PIN CONFIGURATION

Generates all clock frequencies for VIA K7 chip

sets requiring multiple CPU clocks and high

speed SDRAM buffers.

VDD0

REF0//CPU_STOP#^

REF1/FS2*^

GND

CPUT1

GND

CPUC0

CPUT0

GND

XIN

XOUT

VDD1

Support one pair of differential CPU clocks, one

open-drain CPU, 6 PCI and 13 high-speed

SDRAM buffers for 3-DIMM applications.

VDD3

PD#^

PCI5/MODE*^

PCI0/FS3*^

GND

SDRAM12

GND

SDRAM0

SDRAM1

VDD3

SDRAM2

SDRAM3

GND

SDRAM4

SDRAM5

VDD3

SDRAM6

SDRAM7

VDD4

48MHz/FS0*^

24_48MHz/FS1*^

One 24_48MHz clock and one 48MHz clock.

Two14.318MHz reference clocks.

Power management control to stop CPU, and

Power down Mode from I2C programming.

PCI1/SEL24_48*^

PCI2

PCI3

PCI4

VDD2

SDRAMIN

GND

SDRAM11

SDRAM10

VDD3

SDRAM9

SDRAM8

GND

SDATA

SCLK

Support 2-wire I2C serial bus interface with built-

in Vendor ID, Device ID and Revision ID.

Single byte micro-step linear Frequency Progra-

mming via I2C with Glitch free smooth switching.

Spread Spectrum ±0.25% center spread, 0 to

- 0.5% downspread.

50% duty cycle with low jitter.

Available in 300 mil 48 pin SSOP.

Note: ^: Pull up, #: Active Low

*: Bi-directional latched at power-up

BLOCK DIAGRAM

I/O MODE CONFIGURATION

MODE (Pin 7)

1 (OUTPUT)

0 (INPUT)

PIN 2

REF0

VDD1

XIN

XTAL

OSC

REF(0:1)

CPU_STOP

XOUT

CPUT(0:1)

CPUC0

POWER GROUP

VDD0: PLL CORE

I2C

Logic

SDATA

SCLK

VDD1: REF(0:1), XIN, XOUT

VDD2: PCI(0:5)

Control

Logic

FS (0:3)*

VDD2

PCI(0:4)

VDD3: SDRAM(0:12)

VDD4: 48MHz, 24_48MHz

PLL1

SST

PCI5

VDD4

KEY SPECIFICATIONS

48Mhz

PLL2

CPU Cycle to Cycle jitter: 250ps.

24_48Mhz

¸ 2

VDD3

PCI to PCI output skew: 500ps.

SDRAM(0:11)

CPU to CPU output skew: ±175ps

SDRAM to SDRAM output skew: 250ps.

CPU to PCI skew (CPU leads): 0 ~ 3 ns.

SDRAMIN

SDRAM12

47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991

Rev 03/07/00 Page 1

12 3 4 5 6 7...12

中文翻译

下载PDF

与PLL205-01XI相关器件

型号	品牌	获取价格	描述	数据表
PLL205-01XM	ETC	获取价格	Motherboard Clock Generator for AMD - K7
PLL2056SR88	ETC	获取价格	SIO3 JUNIOR 90MM LENS FOR COB LE
PLL2060X	ETC	获取价格	PLL2060X 40MHz ~ 400MHz FSPLL\|Data Sheet
PLL2073X	ETC	获取价格	PLL2073X 20MHz ~ 300MHz FSPLL\|Data Sheet
PLL2076X	ETC	获取价格	PLL2076X 50MHz~500MHz FSPLL\|Data Sheet
PLL2080X	ETC	获取价格	PLL2080X 0.35um40MHz De-Skew PLL PLL2080X\|Data Sheet
PLL2099X	ETC	获取价格	PLL2099X 20MHz ~ 300MHz FSPLL\|Data Sheet
PLL2108X	ETC	获取价格	PLL2108X 50MHz ~ 300MHz FSPLL\|Data Sheet
PLL2113X	ETC	获取价格	PLL2113X 50MHz ~ 300MHz FSPLL\|Data Sheet
PLL2124X	ETC	获取价格	PLL2124X 50MHz ~ 300MHz FSPLL\|Data Sheet