5秒后页面跳转
PL680-39 PDF预览

PL680-39

更新时间: 2024-02-02 18:19:25
品牌 Logo 应用领域
PLL 石英晶振
页数 文件大小 规格书
10页 300K
描述
38-640MHz Low Phase Noise XO

PL680-39 技术参数

生命周期:ObsoleteReach Compliance Code:unknown
风险等级:5.84

PL680-39 数据手册

 浏览型号PL680-39的Datasheet PDF文件第2页浏览型号PL680-39的Datasheet PDF文件第3页浏览型号PL680-39的Datasheet PDF文件第4页浏览型号PL680-39的Datasheet PDF文件第5页浏览型号PL680-39的Datasheet PDF文件第6页浏览型号PL680-39的Datasheet PDF文件第7页 
(Preliminary) PL680-37/38/39  
38-640MHz Low Phase Noise XO  
FEATURES  
PACKAGE PIN ASSIGNMENT  
Less than 0.4ps RMS (12KHz-20MHz) phase  
jitter for all frequencies.  
Less than 25ps peak to peak jitter for all  
frequencies.  
Low phase noise output (@ 1MHz frequency  
offset  
VDDANA  
XIN  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
SEL0^  
SEL1^  
XOUT  
SEL2^  
OE_CTRL  
DNC  
GNDBUF  
QBAR  
-144dBc/Hz for 106.25MHz  
-144dBc/Hz for 156.25MHz  
-144dBc/Hz for 212.5MHz  
-140dBc/Hz for 312.5MHz,  
-131dBC/Hz for 622.08MHz  
VDDBUF  
Q
GNDBUF  
GNDANA  
LP  
LM  
19MHz-40MHz crystal input.  
38MHz-640MHz output.  
Available in PECL, LVDS, or CMOS outputs.  
Output Enable selector.  
2.5V & 3.3V operation.  
Available in 3x3 QFN or 16-pin TSSOP  
packages.  
16-pin TSSOP  
12 11 10  
13  
9
4
8
7
6
5
XOUT  
SEL2^  
GNDBUF  
QBAR  
VDDBUF  
Q
14  
15  
16  
DESCRIPTION  
PL680-3X  
OE_CTRL  
DNC  
The PL680-3X is a monolithic low jitter and low  
phase noise high performance clock, capable of  
maintaining 0.4ps RMS phase jitter and CMOS,  
LVDS or PECL outputs, covering a wide frequency  
output range up to 640MHz. It allows high  
1
2
3
performance and high frequency output, using a low  
cost fundamental crystal of between 19-40MHz..  
The frequency selector pads of PL680-3X enable  
output frequencies of (2, 4, 8, or 16) * FXIN. The  
PL680-3X is designed to address the demanding  
requirements of high performance applications such  
Fiber Channel, serial ATA, Ethernet, SAN, etc.  
3x3 QFN  
Note1: QBAR is used for single ended CMOS output.  
Note2: ^ Denotes internal pull up resistor.  
BLOCK DIAGRAM  
VCO  
Divider  
Charge  
Output  
QBAR  
VCO  
(FXiNx16)  
Pump  
XIN  
Phase  
Detector  
XTAL  
OSC  
Divider  
+
Loop  
Q
(1,2,4,8)  
XOUT  
Filter  
OE  
Performance Tuner  
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 11/28/05 Page 1  

与PL680-39相关器件

型号 品牌 描述 获取价格 数据表
PL680-39OC PLL 38-640MHz Low Phase Noise XO

获取价格

PL680-39OCL PLL 38-640MHz Low Phase Noise XO

获取价格

PL680-39OCL-R PLL 38-640MHz Low Phase Noise XO

获取价格

PL680-39OC-R PLL 38-640MHz Low Phase Noise XO

获取价格

PL680-39OI PLL Oscillator

获取价格

PL680-39QC PLL 38-640MHz Low Phase Noise XO

获取价格