PI74FCT16541/162541/162H541T
PI74FCT16541T
16-BIT BUFFER/LINE DRIVERS
PI74FCT162541T
PI74FCT162H541T
Fast CMOS 16-Bit Octal
Buffer/Line Drivers
Product Features
Common Features
• PI74FCT16541T, PI74FCT162541T, and
PI74FCT162H541T are high-speed,
low power devices with high current drive
• VCC = 5V ±10%
• Hysteresis on all inputs
• Packages available
– 48-pin 240 mil wide plastic TSSOP (A48)
– 48-pin 300 mil wide plastic SSOP (V48)
PI74FCT16541T Features
• High output drive: IOH = –32 mA; IOL = 64 mA
• Power off disable outputs permit “live insertion”
• Typical VOLP (Output Ground Bounce) < 1.0V
at VCC = 5V, TA = 25°C
PI74FCT162541T Features
• Balanced output drivers: ±24 mA
• Reduced system switching noise
• Typical VOLP (Output Ground Bounce) < 0.6V
at VCC = 5V, TA = 25°C
PI74FCT162H541T Features
Product Description
Pericom Semiconductor’s PI74FCT series of logic circuits are pro-
ducedintheCompany’sadvanced 0.6/0.8 micron CMOStechnology,
achieving industry leading speed grades.
ThePI74FCT16541T,PI74FCT162541T,andPI74FCT162H541T
arenon-inverting16-bitbuffer/linedriversdesignedforapplications
driving high capacitance loads and low impedance backplanes.
Thesehigh-speed,low-powerdevicesofferbus/backplaneinterface
capabilityandaflow-throughorganizationforeaseofboardlayout.
They are designed with three-state controls to operate in a Dual-
Byte, or a single 16-bit word mode.
The PI74FCT16541T output buffers are designed with a Power-
Off disable allowing “live insertion” of boards when used as
backplane drivers.
The PI74FCT162541T has ±24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
• Bus Hold retains last active bus state during 3-state
The PI74FCT162H541T has “Bus Hold” which retains the input’s
last state whenever the input goes to high-impedance preventing
“floating”inputsandeliminatingtheneedforpull-up/downresistors.
• Eliminates the need for external pull-up resistors
Logic Block Diagram
1OE
A
2OEA
1OE
B
2OEB
1A
1A
1
A
0
1
2
2A
2A
2
A
0
1
2
1
1
1
Y
0
1
2
2
2
2
Y
0
1
2
Y
Y
Y
Y
1
A
A
3
4
2
A
A
3
4
1
1
Y
Y
3
4
2
2
Y
Y
3
4
1
2
1
A
A
5
6
2
A
A
5
6
1
1
Y
Y
5
6
2
2
Y
Y
5
6
1
2
1A
7
2A
7
1
Y
7
2
Y
7
PS2037A 03/11/96
229