5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> PI74AVC+16821A
PI74AVC+16821A PDF预览

PI74AVC+16821A

更新时间： 2024-10-27 22:44:27
品牌 Logo 应用领域
百利通 - PERICOM 触发器
页数 文件大小 规格书
10页 518K
描述
2.5V 20-Bit Bus Interface Flip-Flop with 3-State Outputs

阅读下载

中文翻译

获取价格

PI74AVC+16821A 数据手册

 浏览型号PI74AVC+16821A的Datasheet PDF文件第2页浏览型号PI74AVC+16821A的Datasheet PDF文件第3页浏览型号PI74AVC+16821A的Datasheet PDF文件第4页浏览型号PI74AVC+16821A的Datasheet PDF文件第5页浏览型号PI74AVC+16821A的Datasheet PDF文件第6页浏览型号PI74AVC+16821A的Datasheet PDF文件第7页 
PI74AVC+16821  
2.5V 20-Bit Bus Interface  
Flip-Flop with 3-State Outputs  
Description  
Product Features  
Pericom Semiconductor’s PI74AVC+ series of logic circuits are  
produced using the Company’s advanced submicron CMOS  
technology, achieving industry leading speed.  
• PI74AVC+16821 is designed for low-voltage operation,  
VCC = 1.65V to 3.6V  
• True ±24mA Balanced Drive @ 3.3V  
• IOFF supports partial power-down operation  
• 3.6V I/O Tolerant Inputs and Outputs  
ThePI74AVC+16821isa20-bit businterfaceflip-flopdesignedfor  
1.65V to3.6V V operation. Itcanbeusedastwo10-bitflip-flops  
CC  
or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type  
flip-flops. On the positive transition of the clock (CLK) input, the  
device provides true data at the Q outputs.  
• All outputs contain a patented DDC  
(Dynamic Drive Control) circuit that reduces noise  
without degrading propagation delay  
A buffered output-enable (OE) input can be used to place the ten  
outputsineitheranormallogicstate(HIGHorLOWlevel)orahigh-  
impedance state. In the high-impedance state, the outputs neither  
loadnordrivethebuslinessignificantly.Thehigh-impedancestate  
and increased drive provide the capacity to drive bus lines without  
the need for interface or pullup components.  
• Industrial operation: –40°C to +85°C  
• Available Packages:  
– 56-pin 240 mil wide plastic TSSOP (A)  
– 56-pin 173 mil wide plastic TVSOP (K)  
OE does not affect the internal operation of the flip-flops. Old data  
can be retained or new data can be entered while the outputs are in  
the high-impedance state.  
To ensure the high-impedance state during power up or power  
down, OE should be tied to V through a pullup resistor; the  
CC  
minimum value of the resistor is determined by the current sinking  
capability of the driver.  
LogicBlockDiagram  
1
28  
1OE  
2OE  
56  
55  
29  
42  
1CLK  
2CLK  
One of Ten  
Channels  
One of Ten  
Channels  
C
1
C1  
2
15  
1D1  
1Q1  
2D1  
2Q1  
1
D
1D  
TO 9 OTHER CHANNELS  
TO 9 OTHER CHANNELS  
PS8548  
07/31/01  
1
1234567...10

中文翻译

下载PDF

与PI74AVC+16821A相关器件

型号 品牌 获取价格 描述 数据表
PI74AVC+16821AEX PERICOM

获取价格

 		Bus Driver, AVC Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56, 0.240 INCH, PLASTIC, TS
PI74AVC+16821K PERICOM

获取价格

 		2.5V 20-Bit Bus Interface Flip-Flop with 3-State Outputs
PI74AVC+16821KEX PERICOM

获取价格

 		Bus Driver, AVC Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56, 0.173 INCH, PLASTIC, TV
PI74AVC+16821KX PERICOM

获取价格

 		Bus Driver, AVC Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56, 0.173 INCH, PLASTIC, TV
PI74AVC+16823A ETC

获取价格

 		18-Bit D-Type Flip-Flop
PI74AVC+16823K ETC

获取价格

 		18-Bit D-Type Flip-Flop
PI74AVC+16827A ETC

获取价格

 		Dual 10-Bit Buffer/Driver
PI74AVC+16827AEX PERICOM

获取价格

 		Bus Driver, AVC Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56, 0.240 INCH, PLASTIC, TS
PI74AVC+16827AX PERICOM

获取价格

 		Bus Driver, AVC Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56, 0.240 INCH, PLASTIC, TS
PI74AVC+16827K ETC

获取价格

 		Dual 10-Bit Buffer/Driver

与PI74AVC+16821A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证