Datasheet > PI6C2408-3WI

PI6C2408-3WI

更新时间： 2024-11-26 20:45:43

品牌	Logo	应用领域
百利通 - PERICOM		/
页数	文件大小	规格书
9页	199K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PI6C2408-3WI 数据手册

PI6C2408

Zero-Delay Clock Buffer

ProductFeatures

FunctionalDescription

• Maximumratedfrequency:140MHz

• Lowcycle-to-cyclejitter

The PI6C2408 is a PLL-based, zero-delay buffer, with the ability

to distribute eight outputs of up to 140 MHz at 3.3 V. Two banks of

four outputs exist, and, depending on product option ordered, can

supply either reference frequency, prescaled half frequency, or

multiplied2xor4xinputclockfrequencies. ThePI6C2408familyhas

a power-sparing feature: when input SEL2 is 0, the component will

3-state one or both banks of outputs depending on the state of input

SEL1. A PLL bypass test mode also exists. This product line is

available in high-drive and industrial environment versions.

• Input to output delay, less than 150ps

• External feedback pin allows outputs to be synchronized

to the clock input

• 5V tolerant input*

• Operatesat3.3VV_DD

• Test mode allows bypass of the PLL for system testing

purposes (e.g., IBIS measurements)

An external feedback pin is used to synchronize the outputs to the

input; the relationship between loading of this signal and the other

outputs determines the input-output delay.

• Clock frequency multipliers ½x to 4x dependent on option

• Space-saving Packages:

16-pin,150-milSOIC (W)

16-pin173-milTSSOP (L)

The PI6C2408 is characterized for both commercial and industrial

operation.

* FB_IN and CLKIN must reference the same voltage thresh-

olds for the PLL to deliver zero delay skewing

BlockDiagram

PinConfigurationPI6C2408

FB_IN

CLKIN

÷2

PLL

OUTA1

OUTA2

OUTA3

OUTA4

MUX

CLKIN

OUTA1

OUTA2

15 OUTA4

FB_IN

Option (-3, -4)

OUTA3

SEL1

SEL2

Decode

Logic

16-Pin

W,L

GND

OUTB1

OUTB2

SEL2

÷2

OUTB4

OUTB3

SEL1

OUTB1

OUTB2

OUTB3

OUTB4

Option (-2, -3)

PI6C2408 (-1, -1H, -2, -3, -4)

FB_IN

PLL

OUTA1

OUTA2

OUTA3

OUTA4

MUX

CLKIN

SEL2

SEL1

Decode

Logic

÷2

MUX

PI6C2408-6

OUTB1

OUTB2

OUTB3

OUTB4

PS8589A

02/07/02

12 3 4 5 6 7...9

中文翻译

下载PDF

与PI6C2408-3WI相关器件

型号	品牌	获取价格	描述	数据表
PI6C2408-3WIE	PERICOM	获取价格	暂无描述
PI6C2408-3WIEX	PERICOM	获取价格	暂无描述
PI6C2408-3WIX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 I
PI6C2408-4	ETC	获取价格	Clock IC \| 4+4 Output Zero-Delay Clock Driver(Bank A=2XRef. Bank B=2XRef). 10 to 134 MHz
PI6C2408-4I	ETC	获取价格	Clock IC \| 4+4 Output Zero-Delay Clock Driver (Bank A=2XRef. Bank B=2XRef). 10 to 134 MHz.
PI6C2408-4L	PERICOM	获取价格	Zero-Delay Clock Buffer
PI6C2408-4LE	PERICOM	获取价格	Zero-Delay Clock Buffer
PI6C2408-4LI	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.173 I
PI6C2408-4LIX	PERICOM	获取价格	暂无描述
PI6C2408-4W	PERICOM	获取价格	Zero-Delay Clock Buffer