PI6C2308-3W

更新时间： 2024-11-25 22:44:27

品牌	Logo	应用领域
百利通 - PERICOM		/
页数	文件大小	规格书
10页	504K
描述
3.3V Zero-Delay Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PI6C2308-3W 数据手册

PI6C2308

3.3V Zero-Delay Buffer

ProductFeatures

FunctionalDescription

• 10 MHz to 134 MHz operating range

• Zero input-output propagation delay, adjustable by external

capacitive load on FBK input

• Multipleconfigurations,seeAvailablePI6C2308

Configurations table

Providing two banks of four outputs, the PI6C2308 is a 3.3V zero-

delay buffer designed to distribute clock signals in applications

includingPC,workstation,datacom,telecom,andhigh-performance

systems. Each bank of four outputs can be controlled by the select

inputs as shown in the Select Input Decoding Table.

The PI6C2308 provides 8 copies of a clock signal that has 200ps

phase error compared to a reference clock. The skew between the

output clock signals for PI6C2308 is less than 200ps. When there

are no rising edges on the REF input, the PI6C2308 enters a power

down state. In this mode, the PLL is off and all outputs are Hi-Z.

This results in less than 12µA of current draw. The Select Input

Decoding Table shows additional examples when the PLL shuts

down.ThePI6C2308configurationtableshowsall availabledevices.

• Input to output delay, less than 200ps

• Multiple low skew outputs

- Output-output skew less than 200ps

- Device-device skew less than 600ps

- Two banks of four outputs, Hi-Z by two select inputs

• Low Jitter, less than 200ps

• 3.3Voperation

The base part, PI6C2308-1, provides output clocks in sync with a

reference clock. With faster rise and fall times, the PI6C2308-1H

is the high drive version of the PI6C2308-1. Depending on which

output drives the feedback pin, PI6C2308-2 provides 2X and 1X

clocksignalsoneachoutputbank. ThePI6C2308-3allowstheuser

to obtain 4X and 2X frequencies on the outputs. The PI6C2308-4

provides2Xclocksignalsonalloutputs.PI6C2308(-1,-2,-3,-4)allows

bank B to be Hi-Z when all output clocks are not required.The

PI6C2308-6 allows bank B to switch from Reference clock to half

ofthefrequencyofReferenceclockusingthecontrolinputsS1and

S2 if Bank A is connected to feedback FBK. In addition, using the

control inputs S1 and S2, the PI6C2308-6 allows bank A to switch

from Reference clock to 2X the frequency of Reference clock if

Bank B is connected to feedback FBK. For testing purposes, the

select inputs connect the input clock directly to outputs.

• Space-saving Packages:

16-pin, 150-mil SOIC package (W16) (-1, -1H, -2, -3, -4, -6)

16-pinTSSOPpackage(L16)(-1,-1H)

• Available in industrial and commercial temperatures

BlockDiagrams

Pin Configuration PI6C2308 (1, 1H, 2, 3, 4, 6)

16-Pin

W,L

PS8384D

06/26/01

12 3 4 5 6 7...10

中文翻译

下载PDF

与PI6C2308-3W相关器件

型号	品牌	获取价格	描述	数据表
PI6C2308-3WI	PERICOM	获取价格	3.3V Zero-Delay Buffer
PI6C2308-3WIX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 I
PI6C2308-3WX	PERICOM	获取价格	暂无描述
PI6C2308-4W	PERICOM	获取价格	3.3V Zero-Delay Buffer
PI6C2308-4WI	PERICOM	获取价格	3.3V Zero-Delay Buffer
PI6C2308-4WIX	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 I
PI6C2308-4WX	PERICOM	获取价格	暂无描述
PI6C2308-6W	PERICOM	获取价格	3.3V Zero-Delay Buffer
PI6C2308-6WI	PERICOM	获取价格	3.3V Zero-Delay Buffer
PI6C2308-6WIX	PERICOM	获取价格	暂无描述

与PI6C2308-3W相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

43
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

58

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C2308-3W

PI6C2308-3W 数据手册

与PI6C2308-3W相关器件

与PI6C2308-3W相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C2308-3W

PI6C2308-3W 数据手册

与PI6C2308-3W相关器件

与PI6C2308-3W相关文章

您还可以找

您在本页遇到什么问题？