5秒后页面跳转
PI6C2302W PDF预览

PI6C2302W

更新时间: 2024-11-24 22:44:27
品牌 Logo 应用领域
百利通 - PERICOM 时钟驱动器
页数 文件大小 规格书
4页 280K
描述
Phase-Locked Loop Clock Driver

PI6C2302W 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.92系列:6C
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:8实输出次数:1
最高工作温度:70 °C最低工作温度:
输出特性:SERIES-RESISTOR封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mm最小 fmax:134 MHz
Base Number Matches:1

PI6C2302W 数据手册

 浏览型号PI6C2302W的Datasheet PDF文件第2页浏览型号PI6C2302W的Datasheet PDF文件第3页浏览型号PI6C2302W的Datasheet PDF文件第4页 
PI6C2302  
Phase-Locked Loop Clock Driver  
ProductFeatures  
ProductDescription  
The PI6C2302 features a low-skew, low-jitter, phase-locked loop  
(PLL)clockdriver. ByconnectingthefeedbackCLK_OUToutput  
to the feedback FB_IN input, the propagation delay from the  
CLK_INinputtoanyclockoutputwillbenearlyzero.ThePI6C2302  
provides 2X CLK_IN on CLK_OUT output.  
2X CLK_INonCLK_OUT  
High-PerformancePhase-Locked-LoopClockDistribution  
for Networking, ATM, 100/134 MHz Registered DIMM  
Synchronous DRAM modules for server/workstation/  
PC applications  
Application  
Zero Input-to-Output delay  
If the system designer needs more than 16 outputs with the features  
just described, using two or more zero-delay buffers such as  
PI6C2509Q,andPI6C2510Q,islikelytobeimpractical.Thedevice-  
to-device skew introduced can significantly reduce the perfor-  
mance. Pericom recommends the use of a zero-delay buffer and an  
eighteen output non-zero-delay buffer. As shown in  
Figure1, thiscombinationproducesazero-delaybufferwithallthe  
signal characteristics of the original zero-delay buffer, but with as  
manyoutputsasthenon-zero-delaybufferpart. Forexample, when  
combined with an eighteen output non-zero delay buffer, a system  
designer can create a seventeen-output zero-delay buffer.  
Lowjitter:Cycle-to-Cyclejitter±100psmax.  
On-chip series damping resistor at clock output drivers  
for low noise and EMI reduction  
Operatesat3.3VV  
CC  
Wide range of Clock Frequencies  
Package:  
Plastic8-pinSOICPackage(W)  
ProductPinConfiguration  
LogicBlockDiagram  
1
CLK_IN  
AV  
8
7
6
5
FB_IN  
CC  
V
8-Pin  
W
2
3
4
CC  
AGND  
GND  
S
CLK_OUT  
ControlInput  
S
Output Source  
PLL  
PLL Shutdown  
1
0
N
Y
CLK_IN  
Figure1.ThisCombinationProvidesZero-DelayBetweenthe  
Reference Clocks Signal and 17 Outputs  
PS8418B  
05/21/01  
1

与PI6C2302W相关器件

型号 品牌 获取价格 描述 数据表
PI6C2302-WI PERICOM

获取价格

Phase-Locked Loop Clock Driver
PI6C2302-WIE PERICOM

获取价格

暂无描述
PI6C2302-WIEX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 IN
PI6C2302-WIX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 IN
PI6C2305-1 PERICOM

获取价格

3.3V Zero-Delay Buffer
PI6C2305-1HL PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
PI6C2305-1HLE PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 IN
PI6C2305-1HLEX PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 IN
PI6C2305-1HLI PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
PI6C2305-1HLIE PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 IN