Datasheet > 微控制器和处理器 > 并行 IO 端口> PCA9506BS

PCA9506BS

更新时间： 2024-02-03 07:35:56

品牌	Logo	应用领域
恩智浦 - NXP		并行IO端口微控制器和处理器外围集成电路
页数	文件大小	规格书
30页	163K
描述
40-bit I2C-bus I/O port with RESET, OE, and INT

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCA9506BS 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
包装说明：	TSSOP, TSSOP56,.3,20	Reach Compliance Code：	unknown
风险等级：	5.75	JESD-30 代码：	R-PDSO-G56
位数：	40	端子数量：	56
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP56,.3,20	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	电源：	2.5/5 V
认证状态：	Not Qualified	子类别：	Parallel IO Port
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	DUAL
Base Number Matches：	1

PCA9506BS 数据手册

PCA9506

40-bit I²C-bus I/O port with RESET, OE, and INT

Rev. 01 — 14 February 2006

Product data sheet

1. General description

The PCA9506 provides 40-bit parallel input/output (I/O) port expansion for I²C-bus

applications organized in 5 banks of 8 I/Os. At 5 V supply voltage, the outputs are capable

of sourcing 10 mA and sinking 25 mA with a total package load of 800 mA to allow direct

driving of 40 LEDs. Any of the 40 I/O ports can be conﬁgured as an input or output. Output

ports are totem-pole and their logic state changes at the Acknowledge (bank change).

The device can be conﬁgured to have each input port to be masked in order to prevent it

from generating interrupts when its state changes and to have the I/O data logic state to

be inverted when read by the system master.

An open-drain interrupt (INT) output pin allows monitoring of the input pins and is

asserted each time a change occurs in one or several input ports (unless masked).

The Output Enable (OE) pin 3-states any I/O selected as output and can be used as an

input signal to blink or dim LEDs (PWM with frequency > 80 Hz and change duty cycle).

The internal Power-On Reset (POR) or hardware reset (RESET) pin initializes the 40 I/Os

as inputs. Three address select pins conﬁgure one of 8 slave addresses.

The PCA9506 is available in 56-pin TSSOP and HVQFN packages and is speciﬁed over

the −40 °C to +85 °C industrial temperature range.

2. Features

■ Standard mode (100 kHz) and Fast mode (400 kHz) compatible I²C-bus serial

interface

■ 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os

■ 40 conﬁgurable I/O pins that default to inputs at power-up

■ Outputs:

◆ Totem-pole (10 mA source, 25 mA sink) with controlled edge rate output structure

◆ Active LOW output enable (OE) input pin 3-states all outputs

◆ Output state change on Acknowledge

■ Inputs:

◆ Open-drain active LOW interrupt (INT) output pin allows monitoring of logic level

change of pins programmed as inputs

◆ Programmable Interrupt Mask Control for input pins that do not require an interrupt

when their states change

◆ Polarity Inversion register allows inversion of the polarity of the I/O pins when read

■ Active LOW reset (RESET) input pin resets device to power-up default state

■ 3 programmable address pins allowing 8 devices on the same bus

12 3 4 5 6 7...30

下载PDF

与PCA9506BS相关器件

型号	品牌	描述	获取价格	数据表
PCA9506BS,118	NXP	PCA9505/06 - 40-bit I2C-bus I/O port with RESET, OE and INT QFN 56-Pin	获取价格
PCA9506DGG	NXP	40-bit I2C-bus I/O port with RESET, OE, and INT	获取价格
PCA9506DGG,512	NXP	PCA9505/06 - 40-bit I2C-bus I/O port with RESET, OE and INT TSSOP 56-Pin	获取价格
PCA9506DGG,518	NXP	PCA9505/06 - 40-bit I2C-bus I/O port with RESET, OE and INT TSSOP 56-Pin	获取价格
PCA9507	NXP	2-wire serial bus extender for HDMI DDC I2C-bus and SMBus	获取价格
PCA9507D	NXP	2-wire serial bus extender for HDMI DDC I2C-bus and SMBus	获取价格

与PCA9506BS相关文章

MAX487芯片引脚图及功能、应用领域详解
2024-04-17

13
IR2110驱动芯片引脚图及功能、电路图详解
2024-04-17

9
74LS74是什么芯片 74LS74引脚图及功能表
2024-04-16

12
CD4511芯片引脚图及功能、电路图解析
2024-04-15

21

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9506BS

PCA9506BS 技术参数

PCA9506BS 数据手册

与PCA9506BS相关器件

与PCA9506BS相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9506BS

PCA9506BS 技术参数

PCA9506BS 数据手册

与PCA9506BS相关器件

与PCA9506BS相关文章

您还可以找

您在本页遇到什么问题？