5秒后页面跳转
74AUP2G00DC PDF预览

74AUP2G00DC

更新时间: 2024-02-28 12:11:23
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 84K
描述
Low-power dual 2-input NAND gate

74AUP2G00DC 数据手册

 浏览型号74AUP2G00DC的Datasheet PDF文件第2页浏览型号74AUP2G00DC的Datasheet PDF文件第3页浏览型号74AUP2G00DC的Datasheet PDF文件第4页浏览型号74AUP2G00DC的Datasheet PDF文件第5页浏览型号74AUP2G00DC的Datasheet PDF文件第6页浏览型号74AUP2G00DC的Datasheet PDF文件第7页 
74AUP2G00  
Low-power dual 2-input NAND gate  
Rev. 01 — 25 August 2006  
Product data sheet  
1. General description  
The 74AUP2G00 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial Power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
The 74AUP2G00 provides the dual 2-input NAND function.  
2. Features  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114-D Class 3A exceeds 4000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101-C exceeds 1000 V  
Low static power consumption; ICC = 0.9 µA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP2G00DC相关器件

型号 品牌 描述 获取价格 数据表
74AUP2G00DC-G NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00DC-Q100 NEXPERIA Low-power dual 2-input NAND gateProduction

获取价格

74AUP2G00GD NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00GD,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin

获取价格

74AUP2G00GM NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00GM,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate QFN 8-Pin

获取价格