5秒后页面跳转
74AUP1G332GM PDF预览

74AUP1G332GM

更新时间: 2024-02-11 23:42:41
品牌 Logo 应用领域
恩智浦 - NXP 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
18页 68K
描述
Low-power 3-input OR gate

74AUP1G332GM 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOT-363
包装说明:GREEN, PLASTIC, SC-88, SOT-363, SMT-6 PIN针数:6
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.5系列:AUP/ULP/V
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm负载电容(CL):30 pF
逻辑集成电路类型:OR GATE最大I(ol):0.0017 A
湿度敏感等级:1功能数量:1
输入次数:3端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:18.7 ns传播延迟(tpd):18.7 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.1 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.2 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1.25 mm

74AUP1G332GM 数据手册

 浏览型号74AUP1G332GM的Datasheet PDF文件第2页浏览型号74AUP1G332GM的Datasheet PDF文件第3页浏览型号74AUP1G332GM的Datasheet PDF文件第4页浏览型号74AUP1G332GM的Datasheet PDF文件第5页浏览型号74AUP1G332GM的Datasheet PDF文件第6页浏览型号74AUP1G332GM的Datasheet PDF文件第7页 
74AUP1G332  
Low-power 3-input OR gate  
Rev. 01.00 — 27 February 2006  
Preliminary data sheet  
1. General description  
The 74AUP1G332 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial Power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
The 74AUP1G332 provides a single 3-input OR gate.  
2. Features  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114-C Class 3A. Exceeds 4000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101-C exceeds 1000 V  
Low static power consumption; ICC = 0.9 µA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP1G332GM相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G332GM,115 NXP 74AUP1G332 - Low-power 3-input OR-gate SON 6-Pin

获取价格

74AUP1G332GM-G NXP Low-power 3-input OR gate

获取价格

74AUP1G332GN NEXPERIA Low-power 3-input OR-gateProduction

获取价格

74AUP1G332GN,132 NXP 74AUP1G332 - Low-power 3-input OR-gate SON 6-Pin

获取价格

74AUP1G332GS NEXPERIA Low-power 3-input OR-gateProduction

获取价格

74AUP1G332GS,132 NXP 74AUP1G332 - Low-power 3-input OR-gate

获取价格