5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> PEEL18LV8ZSI-15
PEEL18LV8ZSI-15 PDF预览

PEEL18LV8ZSI-15

更新时间： 2024-11-18 22:06:27
品牌 Logo 应用领域
易亨 - ANACHIP 可编程逻辑器件光电二极管时钟
页数 文件大小 规格书
10页 231K
描述
CMOS Programmable Electrically Erasable Logic Device

阅读下载

中文翻译

获取价格

PEEL18LV8ZSI-15 技术参数

是否Rohs认证： 不符合生命周期：Transferred
包装说明：SOP, SOP20,.4Reach Compliance Code：unknown
风险等级：5.86Is Samacsys：N
架构：PAL-TYPE最大时钟频率：41.67 MHz
JESD-30 代码：R-PDSO-G20JESD-609代码：e0
输入次数：18输出次数：8
产品条款数：113端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
输出函数：MACROCELL封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP20,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
电源：3/3.3 V可编程逻辑类型：EE PLD
传播延迟：20 ns认证状态：Not Qualified
子类别：Programmable Logic Devices表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
Base Number Matches：1

PEEL18LV8ZSI-15 数据手册

 浏览型号PEEL18LV8ZSI-15的Datasheet PDF文件第2页浏览型号PEEL18LV8ZSI-15的Datasheet PDF文件第3页浏览型号PEEL18LV8ZSI-15的Datasheet PDF文件第4页浏览型号PEEL18LV8ZSI-15的Datasheet PDF文件第5页浏览型号PEEL18LV8ZSI-15的Datasheet PDF文件第6页浏览型号PEEL18LV8ZSI-15的Datasheet PDF文件第7页 
PEEL™ 18LV8Z-15 / I-15  
CMOS Programmable Electrically Erasable Logic Device  
Features  
•
Low Voltage, Ultra Low Power Operation  
•
Architectural Flexibility  
- Vcc = 2.7 to 3.6 V  
- Enhanced architecture fits in more logic  
- 113 product terms x 36 input AND array  
- 10 inputs and 8 I/O pins  
- Icc = 5 µA (typical) at standby  
- Icc = 1.5 mA (typical) at 1 MHz  
- Meets JEDEC LV Interface Spec (JEDSD8-A)  
- 5 Volts tolerant inputs and I/O’s  
- 12 possible macrocell configurations  
- Asynchronous clear, Synchronous preset  
- Independent output enables  
•
•
CMOS Electrically Erasable Technology  
- Superior factory testing  
- Programmable clock; pin 1 or p-term  
- Programmable clock polarity  
- Reprogrammable in plastic package  
- Reduces retrofit and development costs  
- 20 Pin DIP/SOIC/TSSOP and PLCC  
- Schmitt triggers on clock and data inputs  
Application Versatility  
•
Schmitt Trigger Inputs  
- Replaces random logic  
- Eliminates external Schmitt trigger devices  
- Ideal for encoder designs  
- Super set of standard PLDs  
- Pin and JEDEC compatible with 16V8  
- Ideal for battery powered systems  
- Replaces expensive oscillators  
General Description  
The PEEL18LV8Z is a Programmable Electrically Erasable The differences between the PEEL18LV8Z and  
Logic (PEEL) SPLD (Simple Programmable Logic Device) PEEL18CV8 include the addition of programmable clock  
that operates over the supply voltage range of 2.7V-3.6V polarity, p-term clock, and Schmitt trigger input buffers on  
and features ultra-low, automatic "zero" power-down all inputs, including the clock. Schmitt trigger inputs allow  
operation. The PEEL18LV8Z is logically and functionally direct input of slow or noisy signals.  
similar to Anachip's 5V PEEL18CV8 and PEEL18CV8Z.  
Like the PEEL18CV8, the PEEL18LV8Z is a logical  
The "zero power" (25 µA max. Icc) power-down mode  
superset of the industry standard PAL16V8 SPLD. The  
makes the PEEL18LV8Z ideal for a broad range of battery-  
PEEL18LV8Z provides additional architectural features that  
powered portable equipment applications, from hand-held  
allow more logic to be incorporated into the design.  
meters to PCMCIA modems. EE-reprogrammability  
Anachip's JEDEC file translator allows easy conversion of  
provides both the convenience of fast reprogramming for  
existing 20 pin PLD designs to the PEEL18LV8Z  
product development and quick product personalization in  
architecture without the need for redesign. The  
manufacturing, including Engineering Change Orders.  
PEEL18LV8Z architecture allows it to replace over twenty  
standard 20-pin DIP, SOIC, TSSOP and PLCC packages.  
I/CLK1  
1
2
3
4
5
6
7
8
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
VCC  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
1
2
3
4
5
6
7
8
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
I/CLK1  
VCC  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I
CLK MUX (Optional)  
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
ª
9
10  
9
10  
GND  
GND  
I
DIP  
TSSOP  
1
2
3
4
5
6
7
8
9
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
I/CLK1  
VCC  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I
I
I
I
I
I
I
I
I
3
2
1
19  
20  
I
I
I
I
I
I/O  
I/O  
I/O  
I/O  
I/O  
4
5
6
7
8
18  
17  
16  
15  
14  
9
10 11 12 13  
10  
GND  
PLCC-J  
SOIC  
Figure 2 - Block Diagram  
Figure 1 - Pin Configuration  
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights  
under any patent accompany the sale of the product.  
Rev. 1.0 Dec 16, 2004  
1/10  
1234567...10

中文翻译

下载PDF

与PEEL18LV8ZSI-15相关器件

型号 品牌 获取价格 描述 数据表
PEEL18LV8ZSI-15L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZSI-25 ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZSI-25L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZSI-35 ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZSI-35L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZT-15 ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZT-15L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZT-25 ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZT-25L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL18LV8ZT-35 ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device

与PEEL18LV8ZSI-15相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证