Datasheet > 可编程逻辑 > 可编程逻辑器件> PEEL18CV8ZP-25

PEEL18CV8ZP-25

更新时间： 2024-11-18 22:06:43

品牌	Logo	应用领域
易亨 - ANACHIP		可编程逻辑器件光电二极管时钟
页数	文件大小	规格书
10页	442K
描述
CMOS Programmable Electrically Erasable Logic Device

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PEEL18CV8ZP-25 技术参数

是否Rohs认证：	不符合	生命周期：	Transferred
包装说明：	DIP, DIP20,.3	Reach Compliance Code：	unknown
风险等级：	5.85	Is Samacsys：	N
架构：	PAL-TYPE	最大时钟频率：	33.3 MHz
JESD-30 代码：	R-PDIP-T20	JESD-609代码：	e0
输入次数：	18	输出次数：	8
产品条款数：	113	端子数量：	20
最高工作温度：	70 °C	最低工作温度：
输出函数：	MACROCELL	封装主体材料：	PLASTIC/EPOXY
封装代码：	DIP	封装等效代码：	DIP20,.3
封装形状：	RECTANGULAR	封装形式：	IN-LINE
电源：	5 V	可编程逻辑类型：	EE PLD
传播延迟：	25 ns	认证状态：	Not Qualified
子类别：	Programmable Logic Devices	标称供电电压：	5 V
表面贴装：	NO	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	THROUGH-HOLE	端子节距：	2.54 mm
端子位置：	DUAL	Base Number Matches：	1

PEEL18CV8ZP-25 数据手册

PEEL™ 18CV8Z-25

CMOS Programmable Electrically Erasable Logic Device

Features

Ultra Low Power Operation

Architectural Flexibility

- Vcc = 5 Volts ±10%

Enhanced architecture fits in more logic

113 product terms x 36 input AND array

10 inputs and 8 I/O pins

- Icc = 10 µA (typical) at standby

- Icc = 2 mA (typical) at 1 MHz

CMOS Electrically Erasable Technology

12 possible macrocell configurations

Asynchronous clear, Synchronous preset

Independent output enables

- Superior factory testing

Reprogrammable in plastic package

Reduces retrofit and development costs

Programmable clock; pin 1 or p-term

Programmable clock polarity

Application Versatility

Replaces random logic

20 Pin DIP/SOIC/TSSOP and PLCC

Super set of standard PLDs

Pin and JEDEC compatible with 16V8

Ideal for use in power-sensitive systems

General Description

The PEEL™18CV8Z is logically and functionally similar to

Anachip’s 5 Volt PEEL™18CV8 and 3 Volt PEEL™18LV8Z.

The PEEL™18CV8Z is a Programmable Electrically Erasable

Logic (PEEL™) SPLD (Simple Programmable Logic Device)

that features ultra-low, automatic “zero” power-down operation.

The “zero power” (100 µA max. Icc) power-down mode makes the

PEEL™18CV8Z ideal for a broad range of battery-powered

portable equipment applications, from hand-held meters to PCM-

CIA modems. EE-reprogrammability provides both the conve-

nience of fast reprogramming for product development and quick

product personalization in manufacturing, including Engineering

Change Orders.

The

differences

between

the

PEEL™18CV8Z

and

PEEL™18CV8 include the addition of programmable clock

polarity, a product term clock, and variable width product terms in

the AND/OR Logic Array.

Like the PEEL™18CV8, the PEEL™18CV8Z is logical superset

of the industry standard PAL16V8 SPLD. The PEEL™18CV8Z

provides additional architectural features that allow more logic to

be incorporated into the design. Anachip’s JEDEC file translator

allows easy conversion of existing 20 pin PLD designs to the

PEEL™18CV8Z architecture without the need for redesign. The

PEEL™18CV8Z architecture allows it to replace over twenty

standard 20-pin DIP, SOIC, TSSOP and PLCC packages.

Figure 7 Pin Configuration

I/CLK

VCC

I/O

Figure 8 Block Diagram

I/O

CLK MUX (Optional)

GND

™

TSSOP

DIP

SOIC

PLCC

This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under

any patent accompany the sale of the product.

Rev. 1.0 Dec 16, 2004

1/10

12 3 4 5 6 7...10

中文翻译

下载PDF

与PEEL18CV8ZP-25相关器件

型号	品牌	获取价格	描述	数据表
PEEL18CV8ZP-25L	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZPI-25	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZPI-25L	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZS-25	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZS-25L	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZSI-25	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZSI-25L	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZT-25	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZT-25L	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL18CV8ZTI-25	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device

与PEEL18CV8ZP-25相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

44

产品中心

服务支持

精选活动

关于我们

帮助中心

PEEL18CV8ZP-25

PEEL18CV8ZP-25 技术参数

PEEL18CV8ZP-25 数据手册

与PEEL18CV8ZP-25相关器件

与PEEL18CV8ZP-25相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PEEL18CV8ZP-25

PEEL18CV8ZP-25 技术参数

PEEL18CV8ZP-25 数据手册

与PEEL18CV8ZP-25相关器件

与PEEL18CV8ZP-25相关文章

您还可以找

您在本页遇到什么问题？