Datasheet > PDU14-40

PDU14-40

更新时间： 2024-02-03 20:52:08

品牌	Logo	应用领域
其他 - ETC		延迟线
页数	文件大小	规格书
5页	61K
描述
Delay Line

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PDU14-40 技术参数

生命周期：	Active	包装说明：	,
Reach Compliance Code：	compliant	风险等级：	5.73
Base Number Matches：	1

PDU14-40 数据手册

PDU14F

4-BIT PROGRAMMABLE

DELAY LINE

(SERIES PDU14F)

data

delay

devices, inc.

FEATURES

PACKAGES

OUT/

OUT

EN/

VCC

Digitally programmable in 16 delay steps

Monotonic delay-versus-address variation

Two separate outputs: inverting & non-inverting

Precise and stable delays

PDU14F-xx

DIP

PDU14F-xxA4

Gull-Wing

PDU14F-xxB4

J-Lead

GND

N/C

Input & outputs fully TTL interfaced & buffered

VCC

N/C

VCC

10 T²L fan-out capability

Fits standard 24-pin DIP socket

Auto-insertable

N/C

GND

N/C

EN/

PDU14F-xxM

Military DIP

PDU14F-xxMC4

Military Gull-Wing

10 15

11 14

12 13

N/C

GND

PIN DESCRIPTIONS

FUNCTIONAL DESCRIPTION

Delay Line Input

The PDU14F-series device is a 4-bit digitally programmable delay line.

The delay, TD_A, from the input pin (IN) to the output pins (OUT, OUT/)

depends on the address code (A3-A0) according to the following formula:

OUT Non-inverted Output

OUT/ Inverted Output

A0-A3 Address Bits

EN/ Output Enable

VCC +5 Volts

TD_A= TD₀+ T_INC* A

GND Ground

where A is the address code, T_INCis the incremental delay of the device,

and TD₀is the inherent delay of the device. The incremental delay is

specified by the dash number of the device and can range from 0.5ns through 100ns, inclusively. The

enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state

and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced

into LOW and HIGH states, respectively. The address is not latched and must remain asserted during

normal operation.

DASH NUMBER SPECIFICATIONS

SERIES SPECIFICATIONS

Part

Number

Incremental Delay

Per Step (ns)

.5 ± .3

Total Delay

Change (ns)

7.5 ± 1.0

15 ± 1.0

30 ± 1.5

45 ± 2.3

60 ± 3.0

75 ± 3.8

150 ± 7.5

225 ± 11.3

300 ± 15.0

450 ± 22.5

600 ± 30.0

750 ± 37.5

1,500 ± 75.0

Total programmed delay tolerance: 5% or 1ns,

whichever is greater

Inherent delay (TD₀): 9ns typical (OUT)

8ns typical (OUT/)

Setup time and propagation delay:

Address to input setup (T_AIS): 5ns

Disable to output delay (T_DISO): 6ns typ. (OUT)

Operating temperature: 0° to 70° C

Temperature coefficient: 100PPM/°C (excludes TD₀)

Supply voltage V_CC: 5VDC ± 5%

Supply current: I_CCH= 74ma

PDU14F-.5

PDU14F-1

PDU14F-2

PDU14F-3

PDU14F-4

PDU14F-5

PDU14F-10

PDU14F-15

PDU14F-20

PDU14F-30

PDU14F-40

PDU14F-50

PDU14F-100

1 ± .5

2 ± .5

3 ± 1.0

4 ± 1.0

5 ± 1.0

10 ± 1.5

15 ± 1.5

20 ± 2.0

30 ± 3.0

40 ± 4.0

50 ± 5.0

100 ± 10.0

I_CCL= 30ma

Minimum pulse width: 10% of total delay

NOTE: Any dash number between .5 and 100 not

shown is also available.

Ó1997 Data Delay Devices

Doc #97002

1/13/97

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

12 3 4 5

中文翻译

下载PDF

与PDU14-40相关器件

型号	品牌	获取价格	描述	数据表
PDU14-40A4	DATADELAY	获取价格	Delay Line
PDU14-40B4	ETC	获取价格	Delay Line
PDU14-40M	ETC	获取价格	Delay Line
PDU14-40MC4	DATADELAY	获取价格	Delay Line
PDU14-4A4	DATADELAY	获取价格	Delay Line
PDU14-4B4	ETC	获取价格	Delay Line
PDU14-4M	DATADELAY	获取价格	Delay Line
PDU14-4MC4	ETC	获取价格	Delay Line
PDU14-5	DATADELAY	获取价格	Delay Line
PDU14-50	DATADELAY	获取价格	Delay Line

与PDU14-40相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

5
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

13

产品中心

服务支持

精选活动

关于我们

帮助中心

PDU14-40

PDU14-40 技术参数

PDU14-40 数据手册

与PDU14-40相关器件

与PDU14-40相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PDU14-40

PDU14-40 技术参数

PDU14-40 数据手册

与PDU14-40相关器件

与PDU14-40相关文章

您还可以找

您在本页遇到什么问题？