5秒后页面跳转
PDSP16350 PDF预览

PDSP16350

更新时间: 2024-01-23 10:02:05
品牌 Logo 应用领域
加拿大卓联 - ZARLINK /
页数 文件大小 规格书
18页 149K
描述
16 by 16 Bit Complex Multiplier

PDSP16350 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFF, QFL132,.95SQ,25Reach Compliance Code:unknown
风险等级:5.75边界扫描:NO
外部数据总线宽度:34JESD-30 代码:S-CQFP-F132
JESD-609代码:e0低功率模式:NO
端子数量:132最高工作温度:70 °C
最低工作温度:输出数据总线宽度:16
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QFF
封装等效代码:QFL132,.95SQ,25封装形状:SQUARE
封装形式:FLATPACK电源:5 V
认证状态:Not Qualified子类别:DSP Peripherals
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:FLAT
端子节距:0.635 mm端子位置:QUAD
uPs/uCs/外围集成电路类型:DSP PERIPHERAL, NUMERIC CONTROLLED OSCILLATORBase Number Matches:1

PDSP16350 数据手册

 浏览型号PDSP16350的Datasheet PDF文件第2页浏览型号PDSP16350的Datasheet PDF文件第3页浏览型号PDSP16350的Datasheet PDF文件第4页浏览型号PDSP16350的Datasheet PDF文件第5页浏览型号PDSP16350的Datasheet PDF文件第6页浏览型号PDSP16350的Datasheet PDF文件第7页 
PDSP16116/A/MC
16 by 16 Bit Complex Multiplier  
DS3858  
ISSUE 3.0  
June 2000  
The PDSP16116A will multiply two complex (16 + 16) bit  
words every 50ns and can be configured to output the  
completecomplex(32+32)bitresultwithinasinglecycle. The  
data format is fractional two's complement.  
Ordering Information  
PDSP16116 MC GC1R 10MHz MIL-883 screened -  
ceramic QFP  
PDSP16116 MC AC1R 10MHz MIL-883 screened -  
PGA package  
PDSP16116A MC GC1R 20MHz MIL-883 screened -  
ceramic QFP  
The PDSP16116/A contains four 16 x 16 Array Multipliers,  
two 32 bit Adder/Subtractors and all the control logic required  
to support Block Floating Point Arithmetic as used in FFT  
applications. In combination with a PDSP16318, the  
PDSP16116A forms a two chip 10MHz Complex Multiplier  
Accumulator with 20 bit accumulator registers and output  
shifters. The PDSP16116 in combination with two  
PDSP16318s and two PDSP1601s forms a complete 10MHz  
Radix 2 DIT FFT Butterfly solution which fully supports Block  
Floating Point Arithmetic. The PDSP16116/A has an  
extremely high throughput that is suited to recursive  
algorithms as all calculations are performed with a single  
pipeline delay (two cycle fall-through).  
PDSP16116A MC AC1R20MHz  
MIL-883 screened -  
PGA package  
XR  
XI  
YR  
YI  
REG  
REG  
REG  
REG  
FEATURES  
Complex Number (16 + 16) X (16 + 16) Multiplication  
Full 32 bit Result  
20MHz Clock Rate  
Block Floating Point FFT Butterfly Support  
-1 times -1 Trap  
MULT  
REG  
MULT  
REG  
MULT  
REG  
MULT  
REG  
Two's Complement Fractional Arithmetic  
TTL Compatible I/O  
Complex Conjugation  
2 Cycle Fall Through  
144 pin PGA or QFP packages  
APPLICATION  
+/-  
+/-  
Fast Fourier Transforms  
Digital Filtering  
SHIFT  
SHIFT  
Radar and Sonar Processing  
Instrumentation  
Image Processing  
REG  
PR  
REG  
PI  
ASSOCIATED PRODUCTS  
PDSP16318/A  
PDSP16112/A  
PDSP16330/A  
PDSP1601/A  
PDSP16350  
PDSP16256  
PDSP16510  
Complex Accumulator  
(16 + 16) X (12 + 12) Complex Multiplier  
Pythagoras Processor  
ALU and Barrel Shifter  
Precision Digital Modulator  
Programmable FIR Filter  
Fig.1 Simplified Block Diagram  
CHANGE NOTIFICATION  
Single Chip FFT Processor  
The change notification requirements of MIL-M-38510 will be  
implemented on this device type. Known customers will be  
notified of any changes since last buy when ordering further  
parts if significant changes have been made.  
Rev  
A
B
C
D
1
Date  
JULY 1993 OCT 1998 JUN 2000  

与PDSP16350相关器件

型号 品牌 获取价格 描述 数据表
PDSP16350/A0/AC ZARLINK

获取价格

I/Q Splitter/NCO
PDSP16350/A0/GC ZARLINK

获取价格

I/Q Splitter/NCO
PDSP16350/B0/AC ZARLINK

获取价格

I/Q Splitter/NCO
PDSP16350/B0/GC ZARLINK

获取价格

I/Q Splitter/NCO
PDSP16350_96 MITEL

获取价格

I/Q Splitter/NCO
PDSP16350A0AC ETC

获取价格

Trigonometric Function Generator
PDSP16350A0GC ETC

获取价格

Trigonometric Function Generator
PDSP16350AOAC DYNEX

获取价格

Numeric Controlled Oscillator, 34-Bit, MOS, CPGA84
PDSP16350AOGC DYNEX

获取价格

Numeric Controlled Oscillator, 34-Bit, MOS, CQFP132
PDSP16350B0AC ETC

获取价格

Trigonometric Function Generator