5秒后页面跳转
PCA9605DP PDF预览

PCA9605DP

更新时间: 2024-09-24 10:17:03
品牌 Logo 应用领域
恩智浦 - NXP 驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
22页 384K
描述
Simple 2-wire bus buffer

PCA9605DP 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:TSSOP,
针数:8Reach Compliance Code:unknown
风险等级:5.81Is Samacsys:N
接口集成电路类型:INTERFACE CIRCUITJESD-30 代码:S-PDSO-G8
JESD-609代码:e4长度:3 mm
湿度敏感等级:1功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压:5.5 V最小供电电压:2.7 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3 mmBase Number Matches:1

PCA9605DP 数据手册

 浏览型号PCA9605DP的Datasheet PDF文件第2页浏览型号PCA9605DP的Datasheet PDF文件第3页浏览型号PCA9605DP的Datasheet PDF文件第4页浏览型号PCA9605DP的Datasheet PDF文件第5页浏览型号PCA9605DP的Datasheet PDF文件第6页浏览型号PCA9605DP的Datasheet PDF文件第7页 
PCA9605  
Simple 2-wire bus buffer  
Rev. 1 — 28 February 2011  
Product data sheet  
1. General description  
The PCA9605 is a monolithic CMOS integrated circuit for bus buffering in applications  
including I2C-bus, SMBus, DDC, PMBus, and other systems based on similar principles.  
The buffer extends the bus load limit by buffering both the SCL and SDA lines, allowing  
the maximum permissible bus capacitance on both sides of the buffer.  
The PCA9605 includes a unidirectional buffer for the clock signal, and a bidirectional  
buffer for the data signal. Slave devices which employ clock stretching are therefore not  
supported.  
In its most basic implementation, the buffer will allow an extended number of slave  
devices to be attached to one (or more) master devices. In this case, all master devices  
would be positioned on the Sxx_IN side of the PCA9605.  
The direction pin (DIR) further enhances this function by allowing the unidirectional clock  
signal to be reversed, thus allowing master devices on both sides of the buffer.  
The enable (EN) function allows sections of the bus to be isolated. Individual parts of the  
system can be brought on-line successively. This means a controlled start-up using a  
diverse range of components, operating speeds and loads is easily achieved.  
2. Features and benefits  
Simple impedance isolating buffer for 2-wire buses  
30 mA maximum static open-drain pull-down capability supports a wide range of bus  
standards  
Works with I2C-bus (Standard-mode, Fast-mode, Fast-mode Plus), SMBus (standard  
and high power mode), and PMBus  
Fast switching times allow operation in excess of 1 MHz  
Enable allows bus segments to be disconnected  
Hysteresis on inputs provides noise immunity  
Operating voltages from 2.7 V to 5.5 V  
Very low supply current  
Uncomplicated characteristics suitable for quick implementation in most common  
2-wire bus applications  

与PCA9605DP相关器件

型号 品牌 获取价格 描述 数据表
PCA9614DP NXP

获取价格

SPECIALTY INTERFACE CIRCUIT
PCA9614DP,118 NXP

获取价格

PCA9614 - 2-channel multipoint Fast-mode Plus differential I2C-bus buffer TSSOP 10-Pin
PCA9615DP NXP

获取价格

IC SPECIALTY INTERFACE CIRCUIT, Interface IC:Other
PCA9615DPJ NXP

获取价格

PCA9615 - 2-channel multipoint Fast-mode Plus differential I2C-bus buffer with hot-swap lo
PCA9616PW NXP

获取价格

IC SPECIALTY INTERFACE CIRCUIT, Interface IC:Other
PCA9616PW,118 NXP

获取价格

PCA9616 - 3-channel multipoint Fast-mode Plus
PCA9617A NXP

获取价格

Level translating Fm I2C-bus repeater
PCA9617ADMR2G ONSEMI

获取价格

Level-Translating I2C-Bus / SMBus Repeater Level-Translating I2C-Bus / SMBus Repeater, Mic
PCA9617ADP NXP

获取价格

Level translating Fm I2C-bus repeater
PCA9617ADPJ NXP

获取价格

Level translating Fm+ I²C-bus repeater TSSOP