Datasheet > PCA9605D,118

PCA9605D,118

更新时间： 2024-09-24 15:47:35

品牌	Logo	应用领域
恩智浦 - NXP		PC
页数	文件大小	规格书
22页	171K
描述
PCA9605 - Simple 2-wire bus buffer SOIC 8-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCA9605D,118 技术参数

Source Url Status Check Date：	2013-06-14 00:00:00	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	SOIC
针数：	8	Reach Compliance Code：	compliant
风险等级：	5.82	Base Number Matches：	1

PCA9605D,118 数据手册

PCA9605

Simple 2-wire bus buffer

Rev. 1 — 28 February 2011

Product data sheet

1. General description

The PCA9605 is a monolithic CMOS integrated circuit for bus buffering in applications

including I²C-bus, SMBus, DDC, PMBus, and other systems based on similar principles.

The buffer extends the bus load limit by buffering both the SCL and SDA lines, allowing

the maximum permissible bus capacitance on both sides of the buffer.

The PCA9605 includes a unidirectional buffer for the clock signal, and a bidirectional

buffer for the data signal. Slave devices which employ clock stretching are therefore not

supported.

In its most basic implementation, the buffer will allow an extended number of slave

devices to be attached to one (or more) master devices. In this case, all master devices

would be positioned on the Sxx_IN side of the PCA9605.

The direction pin (DIR) further enhances this function by allowing the unidirectional clock

signal to be reversed, thus allowing master devices on both sides of the buffer.

The enable (EN) function allows sections of the bus to be isolated. Individual parts of the

system can be brought on-line successively. This means a controlled start-up using a

diverse range of components, operating speeds and loads is easily achieved.

2. Features and benefits

 Simple impedance isolating buffer for 2-wire buses

 30 mA maximum static open-drain pull-down capability supports a wide range of bus

standards

 Works with I²C-bus (Standard-mode, Fast-mode, Fast-mode Plus), SMBus (standard

and high power mode), and PMBus

 Fast switching times allow operation in excess of 1 MHz

 Enable allows bus segments to be disconnected

 Hysteresis on inputs provides noise immunity

 Operating voltages from 2.7 V to 5.5 V

 Very low supply current

 Uncomplicated characteristics suitable for quick implementation in most common

2-wire bus applications

12 3 4 5 6 7...22

中文翻译

下载PDF

与PCA9605D,118相关器件

型号	品牌	获取价格	描述	数据表
PCA9605DP	NXP	获取价格	Simple 2-wire bus buffer
PCA9614DP	NXP	获取价格	SPECIALTY INTERFACE CIRCUIT
PCA9614DP,118	NXP	获取价格	PCA9614 - 2-channel multipoint Fast-mode Plus differential I2C-bus buffer TSSOP 10-Pin
PCA9615DP	NXP	获取价格	IC SPECIALTY INTERFACE CIRCUIT, Interface IC:Other
PCA9615DPJ	NXP	获取价格	PCA9615 - 2-channel multipoint Fast-mode Plus differential I2C-bus buffer with hot-swap lo
PCA9616PW	NXP	获取价格	IC SPECIALTY INTERFACE CIRCUIT, Interface IC:Other
PCA9616PW,118	NXP	获取价格	PCA9616 - 3-channel multipoint Fast-mode Plus
PCA9617A	NXP	获取价格	Level translating Fm I2C-bus repeater
PCA9617ADMR2G	ONSEMI	获取价格	Level-Translating I2C-Bus / SMBus Repeater Level-Translating I2C-Bus / SMBus Repeater, Mic
PCA9617ADP	NXP	获取价格	Level translating Fm I2C-bus repeater