5秒后页面跳转
PALLV22V10Z-25PI PDF预览

PALLV22V10Z-25PI

更新时间: 2024-11-09 22:08:47
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件光电二极管输入元件时钟
页数 文件大小 规格书
19页 368K
描述
Low-Voltage Zero Power 24-Pin EE CMOS Versatile PAL Device

PALLV22V10Z-25PI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, SKINNY, PLASTIC, DIP-24
针数:24Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.84Is Samacsys:N
架构:PAL-TYPE最大时钟频率:33.3 MHz
JESD-30 代码:R-PDIP-T24JESD-609代码:e0
长度:30.734 mm专用输入次数:11
I/O 线路数量:10输入次数:22
输出次数:10产品条款数:132
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C组织:11 DEDICATED INPUTS, 10 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP24,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:3.3 V可编程逻辑类型:EE PLD
传播延迟:25 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Programmable Logic Devices
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

PALLV22V10Z-25PI 数据手册

 浏览型号PALLV22V10Z-25PI的Datasheet PDF文件第2页浏览型号PALLV22V10Z-25PI的Datasheet PDF文件第3页浏览型号PALLV22V10Z-25PI的Datasheet PDF文件第4页浏览型号PALLV22V10Z-25PI的Datasheet PDF文件第5页浏览型号PALLV22V10Z-25PI的Datasheet PDF文件第6页浏览型号PALLV22V10Z-25PI的Datasheet PDF文件第7页 
PALLV22V10  
COM'L: -7/10/15  
IND: -15  
IND: -25  
PALLV22V10Z  
PALLV22V10 and PALLV22V10Z Families  
Low-Voltage (Zero Power) 24-Pin EE CMOS  
Versatile PAL Device  
DISTINCTIVE CHARACTERISTICS  
  Low -voltage operation, 3.3 V JEDEC compatible  
— V = + 3.0 V to 3.6 V  
CC  
  Commercial and industrial operating temperature range  
  7.5-ns t  
PD  
  Electrically-erasable technology provides reconfigurable logic and full testability  
  10 macrocells programmable as registered or combinatorial, and active high or active low to  
match application needs  
  Varied product term distribution allow s up to 16 product terms per output for complex  
functions  
  Global asynchronous reset and synchronous preset for initialization  
  Pow er-up reset for initialization and register preload for testability  
  Extensive third-party softw are and programmer support  
  24-pin SKINNY DIP and 28-pin PLCC packages save space  
GENERAL DESCRIPTION  
®
The PALLV22V10 is an advanced PAL device built with low-voltage, high-speed, electrically-  
erasable CMOS technology.  
The PALLV22V10Z provides low voltage and zero standby power. At 30 µA maximum standby  
current, the PALLV22V10Z allows battery powered operation for an extended period.  
The PALLV22V10 device implements the familiar Boolean logic transfer function, the sum of  
products. The PAL device is a programmable AND array driving a fixed OR array. The AND array  
is programmed to create custom product terms, while the OR array sums selected terms at the  
outputs.  
The product terms are connected to the fixed OR array with a varied distribution from 8 to 16  
across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell.  
Each macrocell can be programmed as registered or combinatorial, and active high or active low.  
The output configuration is determined by two bits controlling two multiplexers in each macrocell.  
Publication# 1 8956  
Amendment/0  
Rev: F  
Issue Date: September 2000  

与PALLV22V10Z-25PI相关器件

型号 品牌 获取价格 描述 数据表
PALLV22V10Z25SI ETC

获取价格

ASIC
PALR-02V JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插
PALR-02VF JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插
PALR-03V JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插
PALR-03VF ETC

获取价格

FAMILY SERIES/PA•PAF•PAL CONNECTOR
PALR-03VF JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插
PALR-04V JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插
PALR-04VF JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插
PALR-05VF JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插
PALR-06V JST

获取价格

适用于压着和压接型插座。*安全锁定装置防止意外断开。*二次固定器提供额外保护,防止不完全插