5秒后页面跳转
PALCE29MA16H-25PC PDF预览

PALCE29MA16H-25PC

更新时间: 2024-09-20 22:26:07
品牌 Logo 应用领域
超微 - AMD /
页数 文件大小 规格书
25页 293K
描述
24-Pin EE CMOS Programmable Array Logic

PALCE29MA16H-25PC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP24,.3
针数:24Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.9
架构:PAL-TYPE最大时钟频率:33.3 MHz
JESD-30 代码:R-PDIP-T24JESD-609代码:e0
专用输入次数:4I/O 线路数量:16
输入次数:21输出次数:16
产品条款数:178端子数量:24
最高工作温度:75 °C最低工作温度:
组织:4 DEDICATED INPUTS, 16 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP24,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V可编程逻辑类型:EE PLD
传播延迟:28 ns认证状态:Not Qualified
子类别:Programmable Logic Devices最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL EXTENDED端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

PALCE29MA16H-25PC 数据手册

 浏览型号PALCE29MA16H-25PC的Datasheet PDF文件第2页浏览型号PALCE29MA16H-25PC的Datasheet PDF文件第3页浏览型号PALCE29MA16H-25PC的Datasheet PDF文件第4页浏览型号PALCE29MA16H-25PC的Datasheet PDF文件第5页浏览型号PALCE29MA16H-25PC的Datasheet PDF文件第6页浏览型号PALCE29MA16H-25PC的Datasheet PDF文件第7页 
FINAL  
COM’L: H-25  
PALCE29MA16H-25  
24-Pin EE CMOS Programmable Array Logic  
DISTINCTIVE CHARACTERISTICS  
High-performance semicustom logic  
replacement; Electrically Erasable (EE)  
technology allows reprogrammability  
Register/Latch Preload permits full logic  
verification  
High speed (tPD = 25 ns, fMAX = 33 MHz and fMAX  
16 bidirectional user-programmable I/O logic  
macrocells for Combinatorial/Registered/  
Latched operation  
internal = 50 MHz)  
Full-function AC and DC testing at the factory  
for high programming and functional yields  
and high reliability  
Output Enable controlled by a pin or product  
terms  
24-pin 300 mil SKINNYDIP and 28-pin plastic  
Varied product term distribution for increased  
leaded chip carrier packages  
design flexibility  
Extensive third-party software and programmer  
Programmable clock selection with common  
pin clock/latch enable (LE) or individual  
product term clock/LE with LOW/HIGH clock/  
LE polarity  
support through FusionPLD partners  
GENERAL DESCRIPTION  
The PALCE29MA16 is a high-speed, EE CMOS Pro-  
grammable Array Logic (PAL) device designed for gen-  
eral logic replacement in TTL or CMOS digital systems.  
It offers high speed, low power consumption, high  
programming yield, fast programming, and excellent  
reliability. PAL devices combine the flexibility of custom  
logic with the off-the-shelf availability of standard  
products, providing major advantages over other  
BLOCK DIAGRAM  
I/O  
I/O  
I/O  
I/OF  
I/OF  
I/O  
I/O  
I/OF  
I/OF  
4
7
6
6
5
4
5
CLK/LE  
7
I/O  
Logic  
Macrocell  
I/O  
Logic  
Macrocell  
I/O  
Logic  
Macrocell  
I/O  
Logic  
Macrocell  
I/O  
Logic  
Macrocell  
I/O  
Logic  
Macrocell  
I/O  
Logic  
Macrocell  
Logic  
Macrocell  
4
4
4
4
4
4
4
4
4
4
8
12  
12  
8
4
4
Programmable  
AND Array  
58x178  
4
4
12  
8
8
4
12  
4
4
4
4
4
4
4
4
4
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
Logic  
Logic  
Logic  
Logic  
Logic  
Logic  
Logic  
Logic  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
4
I/O  
1
I/OF  
0
I/OF  
1
I/O  
0
I/O  
2
I/OF  
3
I
-I  
I/O  
3
I/OF  
2
I/OE  
3
0
08811G-1  
Publication# 08811 Rev. G Amendment/0  
Issue Date: June 1993  
2-349  

与PALCE29MA16H-25PC相关器件

型号 品牌 获取价格 描述 数据表
PALCE29MA16H-25PC/4 ETC

获取价格

Electrically-Erasable PLD
PALCE29MA16H-35DC ETC

获取价格

Electrically-Erasable PLD
PALCE29MA16H-35JC ETC

获取价格

Electrically-Erasable PLD
PALCE29MA16H-35PC ETC

获取价格

Electrically-Erasable PLD
PALCE600 LATTICE

获取价格

USE GAL DEVICES FOR NEW DESIGNS
PALCE610 LATTICE

获取价格

USE GAL DEVICES FOR NEW DESIGNS
PALCE610H-15 LATTICE

获取价格

USE GAL DEVICES FOR NEW DESIGNS
PALCE610H-15JC LATTICE

获取价格

USE GAL DEVICES FOR NEW DESIGNS
PALCE610H-15JC/5 LATTICE

获取价格

EE PLD, 15ns, CMOS, PQCC28,
PALCE610H-15PC LATTICE

获取价格

USE GAL DEVICES FOR NEW DESIGNS