Datasheet > PALCE20V8Q-25JI

PALCE20V8Q-25JI

更新时间： 2024-11-07 23:02:55

品牌	Logo	应用领域
超微 - AMD		可编程逻辑输出元件输入元件时钟
页数	文件大小	规格书
16页	169K
描述
EE CMOS 24-Pin Universal Programmable Array Logic

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PALCE20V8Q-25JI 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QLCC	包装说明：	QCCJ, LDCC28,.5SQ
针数：	28	Reach Compliance Code：	unknown
HTS代码：	8542.39.00.01	风险等级：	5.74
其他特性：	PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; SHARED INPUT/CLOCK; 1 EXTERNAL CLOCK	架构：	PAL-TYPE
最大时钟频率：	37 MHz	JESD-30 代码：	S-PQCC-J28
JESD-609代码：	e0	长度：	11.5062 mm
专用输入次数：	12	I/O 线路数量：	8
输入次数：	20	输出次数：	8
产品条款数：	64	端子数量：	28
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	12 DEDICATED INPUTS, 8 I/O	输出函数：	MACROCELL
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装等效代码：	LDCC28,.5SQ	封装形状：	SQUARE
封装形式：	CHIP CARRIER	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	5 V	可编程逻辑类型：	EE PLD
传播延迟：	25 ns	认证状态：	Not Qualified
座面最大高度：	4.57 mm	子类别：	Programmable Logic Devices
最大供电电压：	5.5 V	最小供电电压：	4.5 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	J BEND
端子节距：	1.27 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	11.5062 mm
Base Number Matches：	1

PALCE20V8Q-25JI 数据手册

FINAL

COM’L: H-5/7/10/15/25, Q-10/15/25

IND: H-15/25, Q-20/25

Advanced

Micro

PALCE20V8 Family

EE CMOS 24-Pin Universal Programmable Array Logic

Devices

DISTINCTIVE CHARACTERISTICS

■ Pin and function compatible with all GAL

20V8/As

■ Peripheral Component Interconnect (PCI)

compliant

■ Electrically erasable CMOS technology pro-

vides reconfigurable logic and full testability

■ High-speed CMOS technology

— 5-ns propagation delay for “-5” version

■ Preloadable output registers for testability

■ Automatic register reset on power-up

■ Cost-effective 24-pin plastic SKINNYDIP and

28-pin PLCC packages

■ Extensive third-party software and programmer

support through FusionPLD partners

■ Fully tested for 100% programming and func-

tional yields and high reliability

■ Programmable output polarity

■ 5-ns version utilizes a split leadframe for

improved performance

— 7.5-ns propagation delay for “-7” version

■ Direct plug-in replacement for a wide range of

24-pin PAL devices

■ Programmable enable/disable control

■ Outputs individually programmable as

registered or combinatorial

GENERAL DESCRIPTION

The PALCE20V8 is an advanced PAL device built with

low-power, high-speed, electrically-erasable CMOS

technology. Its macrocells provide a universal device

architecture. The PALCE20V8 is fully compatible with

the GAL20V8 and can directly replace PAL20R8 series

devices and most 24-pin combinatorial PAL devices.

complex logic functions easily and efficiently. Multiple

levels of combinatorial logic can always be reduced to

sum-of-products form, taking advantage of the very

wide input gates available in PAL devices. The equa-

tions are programmed into the device through floating-

gate cells in the AND logic array that can be erased

electrically.

Devicelogicisautomaticallyconfiguredaccordingtothe

user’s design specification. A design is implemented

using any of a number of popular design software pack-

ages, allowing automatic creation of a programming file

based on Boolean or state equations. Design software

also verifies the design and can provide test vectors for

the finished device. Programming can be accomplished

on standard PAL device programmers.

The fixed OR array allows up to eight data product terms

per output for logic functions. The sum ofthese products

feeds the output macrocell. Each macrocell can be

programmed as registered or combinatorial with an

active-high or active-low output. The output configura-

tion is determined by two global bits and one local bit

controlling four multiplexers in each macrocell.

The PALCE20V8 utilizes the familiar sum-of-products

(AND/OR) architecture that allows users to implement

I₁– I₁₀

CLK/I₀

BLOCK DIAGRAM

Programmable AND Array

40 x 64

Input

Mux.

Input

Mux.

MACRO

MC₀

MACRO

MC₁

MACRO

MC₂

MACRO

MC₃

MACRO

MC₄

MACRO

MC₅

MACRO

MC₆

MACRO

MC₇

I/O₆

OE/I₁₁I₁₂

I/O₀

I/O₁

I/O₂

I/O₄

I/O₇

I₁₃

I/O₅

16491D-1

Publication# 16491 Rev. D Amendment/0

Issue Date: February 1996

2-155

12 3 4 5 6 7...16

中文翻译

下载PDF

与PALCE20V8Q-25JI相关器件

型号	品牌	获取价格	描述	数据表
PALCE20V8Q-25JI/4	LATTICE	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25JI4	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25JI5	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PC	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PC/4	LATTICE	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PC4	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PC5	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PI	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PI/4	LATTICE	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8Q-25PI4	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic

与PALCE20V8Q-25JI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

45
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

PALCE20V8Q-25JI

PALCE20V8Q-25JI 技术参数

PALCE20V8Q-25JI 数据手册

与PALCE20V8Q-25JI相关器件

与PALCE20V8Q-25JI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PALCE20V8Q-25JI

PALCE20V8Q-25JI 技术参数

PALCE20V8Q-25JI 数据手册

与PALCE20V8Q-25JI相关器件

与PALCE20V8Q-25JI相关文章

您还可以找

您在本页遇到什么问题？