Datasheet > 可编程逻辑 > 可编程逻辑器件> PALCE20V8-25QI

PALCE20V8-25QI

更新时间： 2024-11-09 22:08:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		闪存
页数	文件大小	规格书
14页	354K
描述
Flash Erasable, Reprogrammable CMOS PAL Device

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PALCE20V8-25QI 数据手册

20V8

PALCE20V8

Flash Erasable,

Reprogrammable CMOS PAL Device

• QSOP package available

Features

— 10, 15, and 25 ns com’l version

—15, and 25 ns military/industrial versions

• High reliability

• Active pull-up on data input pins

• Low power version (20V8L)

— 55 mA max. commercial (15, 25 ns)

—Proven Flash technology

— 65 mA max. military/industrial

(15, 25 ns)

—100% programming and functional testing

• Standard version has low power

Functional Description

— 90 mA max. commercial

(15, 25 ns)

The Cypress PALCE20V8 is a CMOS Flash Erasable sec-

ond-generation programmable array logic device. It is imple-

mented with the familiar sum-of-product (AND-OR) logic struc-

ture and the programmable macrocell.

— 115 mA max. commercial (10 ns)

— 130 mA max. military/industrial (15, 25 ns)

• CMOS Flash technology for electrical erasability and

reprogrammability

• User-programmable macrocell

— Output polarity control

The PALCE20V8 is executed in a 24-pin 300-mil molded DIP,

a 300-mil cerdip, a 28-lead square ceramic leadless chip car-

rier, a 28-lead square plastic leaded chip carrier, and a 24-lead

quarter size outline. The device provides up to 20 inputs and

8 outputs. The PALCE20V8 can be electrically erased and re-

programmed. The programmable macrocell enables the de-

vice to function as a superset to the familiar 24-pin PLDs such

as 20L8, 20R8, 20R6, 20R4.

— Individually selectable for registered or combinato-

rial operation

Logic Block Diagram (PDIP/CDIP/QSOP)

GND

CLK/I

PROGRAMMABLE

AND ARRAY

(64 x 40)

MUX

Macrocell

MUX

OE/I

I/O

20V8–1

PAL is a registered trademark of Advanced Micro Devices, Inc.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Document #: 38-03026 Rev. **

Revised March 26, 1997

12 3 4 5 6 7...14

中文翻译

下载PDF

与PALCE20V8-25QI相关器件

型号	品牌	获取价格	描述	数据表
PALCE20V8-5	CYPRESS	获取价格	Flash-Erasable Reprogrammable CMOS PAL® Devic
PALCE20V8-5JC	CYPRESS	获取价格	Flash Erasable, Reprogrammable CMOS PAL Device
PALCE20V8-5JCR	CYPRESS	获取价格	Flash PLD, 6ns, CMOS, PQCC28, PLASTIC, LCC-28
PALCE20V8-7	CYPRESS	获取价格	Flash-Erasable Reprogrammable CMOS PAL® Devic
PALCE20V8-7JC	CYPRESS	获取价格	Flash Erasable, Reprogrammable CMOS PAL Device
PALCE20V8-7JCR	CYPRESS	获取价格	Flash PLD, 9ns, CMOS, PQCC28, PLASTIC, LCC-28
PALCE20V8-7JCT	CYPRESS	获取价格	Flash PLD, 7.5ns, CMOS, PQCC28, PLASTIC, LCC-28
PALCE20V8-7PC	CYPRESS	获取价格	Flash Erasable, Reprogrammable CMOS PAL Device
PALCE20V8H-10JC	AMD	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic
PALCE20V8H-10JC/4	LATTICE	获取价格	EE CMOS 24-Pin Universal Programmable Array Logic

与PALCE20V8-25QI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

24
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

24
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

50
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

40

产品中心

服务支持

精选活动

关于我们

帮助中心

PALCE20V8-25QI

PALCE20V8-25QI 数据手册

与PALCE20V8-25QI相关器件

与PALCE20V8-25QI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PALCE20V8-25QI

PALCE20V8-25QI 数据手册

与PALCE20V8-25QI相关器件

与PALCE20V8-25QI相关文章

您还可以找

您在本页遇到什么问题？