5秒后页面跳转
PALCE16V8L-25PC PDF预览

PALCE16V8L-25PC

更新时间: 2024-02-19 09:40:09
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 闪存
页数 文件大小 规格书
13页 300K
描述
Flash-Erasable Reprogrammable CMOS PAL Device

PALCE16V8L-25PC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QSOP包装说明:QSOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.69
Is Samacsys:N其他特性:8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK; POWER-UP RESET
架构:PAL-TYPE最大时钟频率:37 MHz
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
专用输入次数:8I/O 线路数量:8
输入次数:18输出次数:8
产品条款数:64端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
组织:8 DEDICATED INPUTS, 8 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:5 V可编程逻辑类型:FLASH PLD
传播延迟:25 ns认证状态:Not Qualified
子类别:Programmable Logic Devices最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
Base Number Matches:1

PALCE16V8L-25PC 数据手册

 浏览型号PALCE16V8L-25PC的Datasheet PDF文件第2页浏览型号PALCE16V8L-25PC的Datasheet PDF文件第3页浏览型号PALCE16V8L-25PC的Datasheet PDF文件第4页浏览型号PALCE16V8L-25PC的Datasheet PDF文件第5页浏览型号PALCE16V8L-25PC的Datasheet PDF文件第6页浏览型号PALCE16V8L-25PC的Datasheet PDF文件第7页 
USE ULTRA37000™ FOR  
ALL NEW DESIGNS  
PALCE16V8  
Flash-Erasable Reprogrammable  
CMOS PAL® Device  
• Up to 16 input terms and eight outputs  
Features  
• 7.5 ns com’l version  
5 ns tCO  
5 ns tS  
• Active pull-up on data input pins  
• Low power version (16V8L)  
7.5 ns tPD  
125-MHz state machine  
— 55 mA max. commercial (10, 15, 25 ns)  
— 65 mA max. industrial (10, 15, 25 ns)  
— 65 mA military (15 and 25 ns)  
• 10 ns military/industrial versions  
7 ns tCO  
10 ns tS  
10 ns tPD  
62-MHz state machine  
• Standard version has low power  
— 90 mA max. commercial (10, 15, 25 ns)  
— 115 mA max. commercial (7 ns)  
— 130 mA max. military/industrial (10, 15, 25 ns)  
• High reliability  
— Proven Flash technology  
— 100% programming and functional testing  
• CMOS Flash technology for electrical erasability and  
reprogrammability  
Functional Description  
• PCI-compliant  
• User-programmable macrocell  
— Output polarity control  
The Cypress PALCE16V8 is a CMOS Flash Electrical  
Erasable second-generation programmable array logic  
device. It is implemented with the familiar sum-of-product  
(AND-OR) logic structure and the programmable macrocell.  
— Individually selectable for registered or combina-  
torial operation  
Logic Block Diagram (PDIP/CDIP)  
GND  
I
8
I
7
I
6
I
5
I
4
I
3
I
2
I
1
CLK/I  
0
10  
9
8
7
6
5
4
3
2
1
PROGRAMMABLE  
AND ARRAY  
(64 x 32)  
8
8
8
8
8
8
8
8
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
11  
12  
I/O  
13  
I/O  
14  
I/O  
15  
I/O  
16  
I/O  
17  
I/O  
18  
I/O  
19  
I/O  
20  
OE/I  
V
CC  
9
0
1
2
3
4
5
6
7
PLCC/LCC  
Top View  
Pin Configurations  
DIP  
Top View  
1
2
3
4
20  
19  
18  
CLK/I  
V
I/O  
I/O  
I/O  
5
0
CC  
I
1
7
3 2 1 2019  
I
2
6
I
18  
I/O  
6
4
5
6
7
8
17  
I
3
3
I
17  
I/O  
5
6
4
5
16 I/O  
I
I
5
4
4
I
I/O  
16  
15  
14  
5
4
I/O  
15 I/O  
3
I
6
3
I/O  
14  
13  
12  
11  
7
8
9
10  
I/O  
I
2
I
6
7
7
2
I/O  
I
9 10111213  
1
I
I/O  
8
0
GND  
OE/I  
9
Cypress Semiconductor Corporation  
Document #: 38-03025 Rev. *A  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised April 22, 2004  

与PALCE16V8L-25PC相关器件

型号 品牌 描述 获取价格 数据表
PALCE16V8L-25PI CYPRESS Flash PLD, 25ns, PAL-Type, CMOS, PDIP20, 0.300 INCH, PLASTIC, DIP-20

获取价格

PALCE16V8L-25QC CYPRESS 暂无描述

获取价格

PALCE16V8L-25QI CYPRESS Flash PLD, 25ns, PAL-Type, CMOS, PDSO20, QSOP-20

获取价格

PALCE16V8Q-10JC AMD EE CMOS 20-Pin Universal Programmable Array Logic

获取价格

PALCE16V8Q-10JC/5 LATTICE EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic

获取价格

PALCE16V8Q-10JC4 AMD EE CMOS 20-Pin Universal Programmable Array Logic

获取价格