5秒后页面跳转
PALCE16V8L-25JCR PDF预览

PALCE16V8L-25JCR

更新时间: 2024-09-20 13:02:07
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 闪存
页数 文件大小 规格书
13页 300K
描述
Flash PLD, 25ns, CMOS, PQCC20, PLASTIC, LCC-20

PALCE16V8L-25JCR 技术参数

生命周期:Obsolete零件包装代码:QLCC
包装说明:QCCJ,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.63其他特性:8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK; POWER-UP RESET
最大时钟频率:37 MHzJESD-30 代码:S-PQCC-J20
专用输入次数:8I/O 线路数量:8
端子数量:20最高工作温度:75 °C
最低工作温度:组织:8 DEDICATED INPUTS, 8 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER可编程逻辑类型:FLASH PLD
传播延迟:25 ns认证状态:Not Qualified
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL EXTENDED
端子形式:J BEND端子位置:QUAD
Base Number Matches:1

PALCE16V8L-25JCR 数据手册

 浏览型号PALCE16V8L-25JCR的Datasheet PDF文件第2页浏览型号PALCE16V8L-25JCR的Datasheet PDF文件第3页浏览型号PALCE16V8L-25JCR的Datasheet PDF文件第4页浏览型号PALCE16V8L-25JCR的Datasheet PDF文件第5页浏览型号PALCE16V8L-25JCR的Datasheet PDF文件第6页浏览型号PALCE16V8L-25JCR的Datasheet PDF文件第7页 
USE ULTRA37000™ FOR  
ALL NEW DESIGNS  
PALCE16V8  
Flash-Erasable Reprogrammable  
CMOS PAL® Device  
• Up to 16 input terms and eight outputs  
Features  
• 7.5 ns com’l version  
5 ns tCO  
5 ns tS  
• Active pull-up on data input pins  
• Low power version (16V8L)  
7.5 ns tPD  
125-MHz state machine  
— 55 mA max. commercial (10, 15, 25 ns)  
— 65 mA max. industrial (10, 15, 25 ns)  
— 65 mA military (15 and 25 ns)  
• 10 ns military/industrial versions  
7 ns tCO  
10 ns tS  
10 ns tPD  
62-MHz state machine  
• Standard version has low power  
— 90 mA max. commercial (10, 15, 25 ns)  
— 115 mA max. commercial (7 ns)  
— 130 mA max. military/industrial (10, 15, 25 ns)  
• High reliability  
— Proven Flash technology  
— 100% programming and functional testing  
• CMOS Flash technology for electrical erasability and  
reprogrammability  
Functional Description  
• PCI-compliant  
• User-programmable macrocell  
— Output polarity control  
The Cypress PALCE16V8 is a CMOS Flash Electrical  
Erasable second-generation programmable array logic  
device. It is implemented with the familiar sum-of-product  
(AND-OR) logic structure and the programmable macrocell.  
— Individually selectable for registered or combina-  
torial operation  
Logic Block Diagram (PDIP/CDIP)  
GND  
I
8
I
7
I
6
I
5
I
4
I
3
I
2
I
1
CLK/I  
0
10  
9
8
7
6
5
4
3
2
1
PROGRAMMABLE  
AND ARRAY  
(64 x 32)  
8
8
8
8
8
8
8
8
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
Macrocell  
11  
12  
I/O  
13  
I/O  
14  
I/O  
15  
I/O  
16  
I/O  
17  
I/O  
18  
I/O  
19  
I/O  
20  
OE/I  
V
CC  
9
0
1
2
3
4
5
6
7
PLCC/LCC  
Top View  
Pin Configurations  
DIP  
Top View  
1
2
3
4
20  
19  
18  
CLK/I  
V
I/O  
I/O  
I/O  
5
0
CC  
I
1
7
3 2 1 2019  
I
2
6
I
18  
I/O  
6
4
5
6
7
8
17  
I
3
3
I
17  
I/O  
5
6
4
5
16 I/O  
I
I
5
4
4
I
I/O  
16  
15  
14  
5
4
I/O  
15 I/O  
3
I
6
3
I/O  
14  
13  
12  
11  
7
8
9
10  
I/O  
I
2
I
6
7
7
2
I/O  
I
9 10111213  
1
I
I/O  
8
0
GND  
OE/I  
9
Cypress Semiconductor Corporation  
Document #: 38-03025 Rev. *A  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised April 22, 2004  

与PALCE16V8L-25JCR相关器件

型号 品牌 获取价格 描述 数据表
PALCE16V8L-25JI CYPRESS

获取价格

Flash PLD, 25ns, PAL-Type, CMOS, PQCC20, PLASTIC, LCC-20
PALCE16V8L-25JIR CYPRESS

获取价格

Flash PLD, 25ns, CMOS, PQCC20, PLASTIC, LCC-20
PALCE16V8L-25JIT CYPRESS

获取价格

暂无描述
PALCE16V8L-25LMB CYPRESS

获取价格

Flash-Erasable Reprogrammable CMOS PAL Device
PALCE16V8L-25PC CYPRESS

获取价格

Flash-Erasable Reprogrammable CMOS PAL Device
PALCE16V8L-25PI CYPRESS

获取价格

Flash PLD, 25ns, PAL-Type, CMOS, PDIP20, 0.300 INCH, PLASTIC, DIP-20
PALCE16V8L-25QC CYPRESS

获取价格

暂无描述
PALCE16V8L-25QI CYPRESS

获取价格

Flash PLD, 25ns, PAL-Type, CMOS, PDSO20, QSOP-20
PALCE16V8Q-10JC AMD

获取价格

EE CMOS 20-Pin Universal Programmable Array Logic
PALCE16V8Q-10JC/5 LATTICE

获取价格

EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic