1P AL CE 20 V8
fax id: 6010
PALCE20V8
Flash Erasable,
Reprogrammable CMOS PAL Device
• QSOP package available
Features
—10, 15, and 25 ns com’l version
• Active pull-up on data input pins
• Low power version (20V8L)
—15, and 25 ns military/industrial versions
• High reliability
— 55 mA max. commercial (15, 25 ns)
—Proven Flash technology
— 65 mA max. military/industrial
(15, 25 ns)
—100% programming and functional testing
• Standard version has low power
Functional Description
— 90 mA max. commercial
(15, 25 ns)
The Cypress PALCE20V8 is a CMOS Flash Erasable sec-
ond-generation programmable array logic device. It is imple-
mented with the familiar sum-of-product (AND-OR) logic struc-
ture and the programmable macrocell.
— 115 mA max. commercial (10 ns)
— 130 mA max. military/industrial (15, 25 ns)
• CMOS Flash technology for electrical erasability and
reprogrammability
• User-programmable macrocell
— Output polarity control
The PALCE20V8 is executed in a 24-pin 300-mil molded DIP,
a 300-mil cerdip, a 28-lead square ceramic leadless chip car-
rier, a 28-lead square plastic leaded chip carrier, and a 24-lead
quarter size outline. The device provides up to 20 inputs and
8 outputs. The PALCE20V8 can be electrically erased and re-
programmed. The programmable macrocell enables the de-
vice to function as a superset to the familiar 24-pin PLDs such
as 20L8, 20R8, 20R6, 20R4.
— Individually selectable for registered or combinato-
rial operation
Logic Block Diagram (PDIP/CDIP/QSOP)
GND
I
10
I
9
I
8
I
7
I
6
I
5
I
4
I
3
I
2
I
1
CLK/I
0
12
11
10
9
8
7
6
5
4
3
2
1
PROGRAMMABLE
AND ARRAY
(64 x 40)
8
8
8
8
8
8
8
8
MUX
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
MUX
13
OE/I
14
15
I/O
16
I/O
17
I/O
18
I/O
19
I/O
20
I/O
21
I/O
22
I/O
23
24
I
12
I
13
V
CC
11
0
1
2
3
4
5
6
7
20V8–1
PAL is a registered trademark of Advanced Micro Devices, Inc.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
June 1994 – Revised March 26, 1997