5秒后页面跳转
PACVGA100 PDF预览

PACVGA100

更新时间: 2024-02-05 13:08:35
品牌 Logo 应用领域
CALMIRCO 总线通信驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
5页 75K
描述
VGA Port ESD Protection and Termination Network

PACVGA100 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SSOP, SSOP16,.25针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.83
Is Samacsys:N差分输出:YES
接口集成电路类型:OTHER TERMINATORJESD-30 代码:R-PDSO-G16
长度:4.9 mm功能数量:1
信号线数量:7端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH电源:5 V
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Bus Terminators标称供电电压:5 V
表面贴装:YES温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL宽度:3.895 mm
Base Number Matches:1

PACVGA100 数据手册

 浏览型号PACVGA100的Datasheet PDF文件第2页浏览型号PACVGA100的Datasheet PDF文件第3页浏览型号PACVGA100的Datasheet PDF文件第4页浏览型号PACVGA100的Datasheet PDF文件第5页 
PACVGA100/101  
VGA Port ESD Protection and Termination Network  
Features  
Product Description  
Seven channel ESD protection  
+15 kV ESD protection per channel, connector  
side (HBM)  
+8 kV contact, 15 kV air discharge ESD protection  
per channel, connector side (IEC 61000-4-2 Level  
4 standard)  
Low loading capacitance—4.5pF typical  
16-pin QSOP package  
The PACVGA100/101 functions as a transmission line  
termination and ESD protection device for video appli-  
cations. It provides 75 ohm parallel terminations for  
video R, G, and B lines and series terminations for the  
Horizontal Sync, Vertical Sync and the two DDC lines  
which serve as Plug and Play logic signals. In addition,  
all interface lines provide Level 4 ESD protection per  
the IEC 61000-4-2 contact discharge specification. The  
PACVGA100 provides internal pull-up resistors (R3) for  
the two DDC lines whereas the PACVGA101 omits  
these internal pull-ups so that different pull-up resistor  
values can be added externally.  
Applications  
ESD protection and termination resistors for VGA  
(video) port interfaces  
Desktop PCs  
Notebook computers  
LCD monitors  
Simplified Electrical Schematic  
Typical Application Circuit  
V
CC  
(See Note 1)  
R
G
B
R1, R2 required  
only for VGA101  
R1 R2  
V
CC  
C
BYPASS  
0.2uF  
1
8
16  
2
Red  
Grn  
Blue  
3
5
6
10  
7
9
H-Sync  
V-Sync  
H-Sync  
V-Sync  
12  
15  
11  
14  
DDC_Data  
DDC_Clk  
DDC_Data  
DDC_Clk  
4
13  
Note 1: For best ESD protection, minimize R/G/B trace lengths  
between the PACVGA100/101 device and the video  
connector.  
R1 = 75, R2 = 33  
R3 = 2.2K (for PACVGA100 only)  
* R3 omitted for PACVGA101  
© 2002 California Micro Devices Corp. All rights reserved.  
02/14/02  
215 Topaz Street, Milpitas, California 95035  
L
Tel: (408) 263-3214  
L
Fax: (408) 263-7846  
L
www.calmicro.com  
1

与PACVGA100相关器件

型号 品牌 获取价格 描述 数据表
PACVGA-100 CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA-100/T CALMIRCO

获取价格

Diode Termination Array, 7-Line, PDSO16, QSOP-16
PACVGA-100R CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA-100T CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA101 CALMIRCO

获取价格

VGA Port ESD Protection and Termination Network
PACVGA-101 CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA-101/R CALMIRCO

获取价格

Diode Termination Array, 7-Line, PDSO16, QSOP-16
PACVGA-101R CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA-101T CALMIRCO

获取价格

VGA PROTECTION AND TERMINATION NETWORK
PACVGA105 CALMIRCO

获取价格

VGA Port Companion Circuit