Datasheet > PACE1753

PACE1753

更新时间： 2024-11-13 04:11:11

品牌	Logo	应用领域
PYRAMID		/
页数	文件大小	规格书
21页	187K
描述
SINGLE CHIP, 40MHz CMOS MMU/COMBO

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PACE1753 数据手册

PACE1753

SINGLE CHIP, 40MHz

CMOS MMU/COMBO

FEATURES

— Illegal address error detection—

programmable

— Multi-Master arbitration

Implements the MIL-STD-1750A Instruction Set

Architecture for Memory Management and

Protection of up to 1 Megaword. All mapping

memory (10,240 bits) for both the MMU and

BPU functions are included on the chip.

8-bit extended address latches and drivers on

chip

Designed to interface memory to the

PACE1750A/AE 16-bit, 40 MHz processor.

Systems can be designed where no WAIT

states are required up to 40 MHz clock rates

when using these PACE products.

Information bus and EDAC transceivers on chip

20, 30 and 40 MHz operation over the Military

Temperature Range

Single 5V ± 10% Power Supply

System performance and device count are

optimized when used with the PACE1754

Processor Interface Circuit (PIC).

Power Dissipation over Military Temperature

Range (P Outputs Open)

< 0.20 watts at 20 MHz

< 0.30 watts at 30 MHz

< 0.40 watts at 40 MHz

Provides the following additional functions:

— EDAC, Error Detection and Correction—or

parity generation and detection

Available in:

— Correct data register—for diagnostics

— First memory failing address register

— 64-Pin DIP or Gull Wing (50 Mil Pin centers)

— 68-Pin Pin Grid Array (PGA) (100 Mil centers)

— 68-Lead Quad Pack (Leaded Chip Carrier)

MEMORY MANAGEMENT UNIT AND

BLOCK PROTECT UNIT “COMBO” —

FUNCTIONAL DESCRIPTION

The PACE1753 (COMBO) is a support chip for the

PACE1750A/AE microprocessor family. It provides the

following supporting functions to the system:

1. Memory management and access protection for up

to 1M words.

Physical memory write protection for up to 1M words

memory in pages of 1K words each. Separate

protection is provided for the CPU and for DMA in

systems which include DMA.

3. Detection of illegal l/O accesses (as defined by MIL-

STD-1750A) or access to an unimplemented block

of memory. In each case an error flag is generated

to the processor.

Detection of double errors on the data bus and

correctionofsingleerrors. Anerrorsignalisgenerated

to the processor when a multiple error is detected.

5. RDYA generation. Up to three wait states can be

insertedintheaddressphaseofthebusbygenerating

a not-ready, RDYA low signal. The number of wait

states required can be programmed in an internal

6. Bus arbitration for up to 4 masters. Arbitration is

done on a fixed priority basis (i.e. by interconnection

of hardware). (In 68 pin package only).

Do c um e nt # MICRO-4 REV D

Re vise d No ve m b e r 2005

12 3 4 5 6 7...21

中文翻译

下载PDF

与PACE1753相关器件

型号	品牌	获取价格	描述	数据表
PACE1754	PYRAMID	获取价格	SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT (PIC)
PACE1754-20CMB	PYRAMID	获取价格	Microprocessor Circuit, CMOS, CDIP64
PACE1754-20PGC	PYRAMID	获取价格	Microprocessor Circuit, CMOS, CPGA68, 0.100 INCH PITCH, PGA-68
PACE1754-20QLC	PYRAMID	获取价格	Microprocessor Circuit, CMOS, QFP-68
PACE1754-20QLMB	PYRAMID	获取价格	Microprocessor Circuit, CMOS, CQFP68
PACE1754-25QLMB	PYRAMID	获取价格	Micro Peripheral IC
PACE1754-30CC	PYRAMID	获取价格	Microprocessor Circuit, CMOS, PDIP64, 0.050 INCH PITCH, DIP-64
PACE1754-30CMB	PYRAMID	获取价格	Microprocessor Circuit, CMOS, CDIP64
PACE1754-30GMB	PYRAMID	获取价格	Microprocessor Circuit, CMOS, CDSO64
PACE1754-30QGMB	PYRAMID	获取价格	Microprocessor Circuit, CMOS, PQFP68, GULLWING, LCC-68

与PACE1753相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

25
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

10
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

11
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

PACE1753

PACE1753 数据手册

与PACE1753相关器件

与PACE1753相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PACE1753

PACE1753 数据手册

与PACE1753相关器件

与PACE1753相关文章

您还可以找

您在本页遇到什么问题？