5秒后页面跳转
P4C1256-55JC PDF预览

P4C1256-55JC

更新时间: 2024-09-24 20:34:39
品牌 Logo 应用领域
PYRAMID 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
16页 1155K
描述
Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28

P4C1256-55JC 技术参数

是否Rohs认证: 不符合生命周期:Active
零件包装代码:SOJ包装说明:SOJ,
针数:28Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.41
风险等级:5.62最长访问时间:55 ns
JESD-30 代码:R-PDSO-J28JESD-609代码:e0
长度:18.161 mm内存密度:262144 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端子数量:28
字数:32768 words字数代码:32000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:32KX8
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:3.7592 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL宽度:7.5184 mm
Base Number Matches:1

P4C1256-55JC 数据手册

 浏览型号P4C1256-55JC的Datasheet PDF文件第2页浏览型号P4C1256-55JC的Datasheet PDF文件第3页浏览型号P4C1256-55JC的Datasheet PDF文件第4页浏览型号P4C1256-55JC的Datasheet PDF文件第5页浏览型号P4C1256-55JC的Datasheet PDF文件第6页浏览型号P4C1256-55JC的Datasheet PDF文件第7页 
P4C1256  
HIGH SPEED 32K x 8  
STATIC CMOS RAM  
FEATURES  
High Speed (Equal Access and Cycle Times)  
– 12/15/20/25/35 ns (Commercial)  
– 15/20/25/35/45 ns (Industrial)  
– 20/25/35/45/55/70 ns (Military)  
Low Power  
Single 5V±10% Power Supply  
Easy Memory Expansion Using CE and OE Inputs  
Common Data I/O  
Fast tOE  
Automatic Power Down  
Packages  
– 28-Pin 300 mil DIP, SOJ, TSOP  
– 28-Pin 300 mil Ceramic DIP  
– 28-Pin 600 mil Plastic and Ceramic DIP  
– 28-Pin CERPACK  
– 28-Pin Solder Seal Flat Pack  
– 28-Pin SOP  
Three-State Outputs  
Fully TTL Compatible Inputs and Outputs  
Advanced CMOS Technology  
– 28-Pin LCC (350 mil x 550 mil)  
– 32-Pin LCC (450 mil x 550 mil)  
DESCRIPTIOꢀ  
The P4C1256 is a 262,144-bit high-speed CMOS static  
RAM organized as 32K x 8. The CMOS memory requires  
no clocks or refreshing, and has equal access and cycle  
times. InputsarefullyTTL-compatible. TheRAMoperates  
from a single 5V±10% tolerance power supply.  
with matching access and cycle times. Memory locations  
are specified on address pinsA0 toA14. Reading is accom-  
plished by device selection (CE) and output enabling (OE)  
while write enable (WE) remains HIGH. By presenting the  
address under these conditions, the data in the addressed  
memorylocationispresentedonthedatainput/outputpins.  
The input/output pins stay in the HIGH Z state when either  
CE or OE is HIGH or WE is LOW.  
Access times as fast as 12 nanoseconds permit greatly  
enhanced system operating speeds. CMOS is utilized to  
reduce power consumption to a low level. The P4C1256  
is a member of a family of PACE RAM™ products offering  
fast access times.  
PackageoptionsfortheP4C1256include28-pinDIP,SOJ,  
and TSOP packages. For military temperature range,  
Ceramic DIP and LCC packages are available.  
The P4C1256 devices provides asynchronous operation  
FUꢀCTIOꢀAL BLOCK DIAꢁRAM  
PIꢀ COꢀFIꢁURATIOꢀS  
DIP (P5, P6, C5, C5-1, D5-1, D5-2), SOJ (J5), SOP (S11-1, S11-3)  
CERPACK (F4, FS-5) SIMILAR  
LCC and TSOP configurations at end of datasheet  
Document # SRAM119 REV I  
Revised July 2010  

与P4C1256-55JC相关器件

型号 品牌 获取价格 描述 数据表
P4C1256-55JCLF PYRAMID

获取价格

Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOJ-28
P4C1256-55JI PYRAMID

获取价格

Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28
P4C1256-55JILF PYRAMID

获取价格

Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOJ-28
P4C1256-55JM PYRAMID

获取价格

暂无描述
P4C1256-55JMB ETC

获取价格

HIGH SPEED 32K x 8 STATIC CMOS RAM
P4C1256-55JMBLF PYRAMID

获取价格

Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOJ-28
P4C1256-55L28C ETC

获取价格

HIGH SPEED 32K x 8 STATIC CMOS RAM
P4C1256-55L28CLF PYRAMID

获取价格

Standard SRAM, 32KX8, 55ns, CMOS, 0.350 X 0.550 INCH, ROHS COMPLIANT, LCC-28
P4C1256-55L28ILF PYRAMID

获取价格

Standard SRAM, 32KX8, 55ns, CMOS, 0.350 X 0.550 INCH, ROHS COMPLIANT, LCC-28
P4C1256-55L28M ETC

获取价格

HIGH SPEED 32K x 8 STATIC CMOS RAM