5秒后页面跳转
P4C1024-35J3C PDF预览

P4C1024-35J3C

更新时间: 2024-01-22 16:25:06
品牌 Logo 应用领域
其他 - ETC 静态存储器
页数 文件大小 规格书
8页 87K
描述
x8 SRAM

P4C1024-35J3C 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:SOJ
包装说明:SOJ, SOJ32,.34针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.19
最长访问时间:35 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J32JESD-609代码:e0
长度:20.955 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:128KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装等效代码:SOJ32,.34
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V认证状态:Not Qualified
座面最大高度:3.7592 mm最大待机电流:0.02 A
最小待机电流:4.5 V子类别:SRAMs
最大压摆率:0.16 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:8.56 mmBase Number Matches:1

P4C1024-35J3C 数据手册

 浏览型号P4C1024-35J3C的Datasheet PDF文件第2页浏览型号P4C1024-35J3C的Datasheet PDF文件第3页浏览型号P4C1024-35J3C的Datasheet PDF文件第4页浏览型号P4C1024-35J3C的Datasheet PDF文件第5页浏览型号P4C1024-35J3C的Datasheet PDF文件第6页浏览型号P4C1024-35J3C的Datasheet PDF文件第7页 
P4C1024  
HIGH SPEED 128K x 8  
CMOS STATIC RAM  
FEATURES  
High Speed (Equal Access and Cycle Times)  
— 15/17/20/25/35 ns (Commercial)  
— 20/25/35/45 ns (Industrial)  
Single 5 Volts ±10% Power Supply  
Easy Memory Expansion Using CE1, CE2 and  
OE Inputs  
Three-State Outputs  
Fully TTL Compatible Inputs and Outputs  
Advanced CMOS Technology  
Fast tOE  
Automatic Power Down  
Packages  
Common Data I/O  
—32-Pin 300 mil DIP and SOJ  
—32-Pin 400 mil SOJ  
DESCRIPTION  
The P4C1024 is a 1,048,576-bit high-speed CMOS The P4C1024 device provides asynchronous opera-  
static RAM organized as 128Kx8. The CMOS memory tions with matching access and cycle times. Memory  
requires no clocks or refreshing, and has equal access locations are specified on address pinsA0 toA16. Read-  
and cycle times. Inputs are fully TTL-compatible. The ing is accomplished by device selection (CE1 low and  
RAM operates from a single 5V±10% tolerance power CE2 high) and output enabling (OE) while write enable  
supply.  
(WE) remains HIGH. By presenting the address under  
these conditions, the data in the addressed memory  
Access times of 15 nanoseconds permit greatly en- location is presented on the data input/output pins. The  
hanced system operating speeds. CMOS is utilized to input/output pins stay in the HIGH Z state when either  
reduce power consumption to a low level. The P4C1024 CE1 or OE is HIGH or WE or CE2 is LOW.  
is a member of a family of PACE RAM™ products offer-  
ing fast access times.  
Package options for the P4C1024 include 32-pin 300  
mil DIP and SOJ packages as well as 400 mil SOJ.  
PIN CONFIGURATION  
FUNCTIONAL BLOCK DIAGRAM  
1
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
V
A
NC  
A
CC  
15  
2
262,144-  
A
16  
14  
BIT  
(9)  
A
A
A
3
CE  
MEMORY  
ARRAY  
2
4
WE  
12  
A
7
5
A
13  
A
6
6
A
8
I/O1  
I/O2  
A
5
7
A
9
INPUT  
DATA  
A
8
A
11  
COLUMN  
I/O  
4
CONTROL  
A
9
OE  
A
3
2
1
0
0
A
A
10  
11  
12  
13  
14  
10  
CE1  
A
I/O  
7
I/O  
I/O  
6
COLUMN  
SELECT  
I/O  
I/O  
I/O  
5
1
I/O  
4
18  
17  
15  
16  
2
WE  
GND  
I/O  
3
• • • • • •  
CONTROL  
CIRCUIT  
CE  
CE  
1
2
DIP (P300), SOJ (J300, J400)  
TOP VIEW  
A
(8)  
A
OE  
Means Quality, Service and Speed  
1Q97  
141  

与P4C1024-35J3C相关器件

型号 品牌 描述 获取价格 数据表
P4C1024-35J3I ETC x8 SRAM

获取价格

P4C1024-35J4C ETC x8 SRAM

获取价格

P4C1024-35J4I PYRAMID Standard SRAM, 128KX8, 35ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

获取价格

P4C1024-35L32M PYRAMID Standard SRAM, 128KX8, 35ns, CMOS, CQCC32, 0.450 X 0.550 INCH, HERMETIC SEALED, LCC-32

获取价格

P4C1024-35LM PYRAMID Standard SRAM, 128KX8, 35ns, CMOS, 0.450 X 0.550 INCH, LCC-32

获取价格

P4C1024-35P3C ETC x8 SRAM

获取价格