Datasheet > P4C1024-35C6MB

P4C1024-35C6MB

更新时间： 2023-08-15 00:00:00

品牌	Logo	应用领域
PYRAMID		静态存储器
页数	文件大小	规格书
14页	923K
描述
Standard SRAM, 128KX8, 35ns, CMOS, CDIP32, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

P4C1024-35C6MB 数据手册

P4C1024

HIGH SPEED 128K x 8

DUAL CHIP ENABLE

CMOS STATIC RAM

FEATURES

Fast t_OE

Automatic Power Down

Packages

—32-Pin 300 mil DIP and SOJ

—32-Pin 400 mil SOJ

—32-Pin 600 mil Ceramic DIP

—32-Pin 400 mil Ceramic DIP

—32-Pin Solder Seal Flatpack

—32-Pin LCC (450 x 550 mil)

—32-Pin LCC (400 x 820 mil) [Two-Sided]

—32-Pin Ceramic SOJ

High Speed (Equal Access and Cycle Times)

— 15/20/25/35 ns (Commercial/Industrial)

— 20/25/35/45/55/70/85/100/120 ns (Military)

Single 5 Volts ±10% Power Supply

Easy Memory Expansion Using CE_1,CE₂and OE

Inputs

Common Data I/O

Three-State Outputs

Fully TTL Compatible Inputs and Outputs

Advanced CMOS Technology

DESCRIPTION

The P4C1024 device provides asynchronous operations

with matching access and cycle times. Memory loca-

tions are speciﬁed on address pins A₀to A₁₆. Reading

is accomplished by device selection (CE₁low and CE₂

high) and output enabling (OE) while write enable (WE)

remains HIGH. By presenting the address under these

conditions, the data in the addressed memory location

is presented on the data input/output pins. The input/

output pins stay in the HIGH Z state when either CE₁or

OE is HIGH or WE or CE₂is LOW.

The P4C1024 is a 1,048,576-bit high-speed CMOS

static RAM organized as 128Kx8. The CMOS memory

requires no clocks or refreshing, and has equal access

and cycle times. Inputs are fully TTL-compatible. The

RAM operates from a single 5V±10% tolerance power

supply.

Access times of 15 nanoseconds permit greatly en-

hanced system operating speeds. CMOS is utilized to

reduce power consumption to a low level. The P4C1024

is a member of a family of PACE RAM™ products offer-

ing fast access times.

PIN CONFIGURATION

FUNCTIONAL BLOCK DIAGRAM

DIP (P300, C10, C11),

SOJ (J300, J400, CJ1),

LCC (L1),

SOLDER SEAL

LCC (L6)

FLATPACK (FS-3) SIMILAR

Document # SRAM124 REV C

Revised December 2011

12 3 4 5 6 7...14

下载PDF

与P4C1024-35C6MB相关器件

型号	品牌	描述	获取价格	数据表
P4C1024-35DMB	PYRAMID	Standard SRAM, 128KX8, 35ns, CMOS, CDIP32, 0.300 INCH, CERDIP-32	获取价格
P4C1024-35DWM	PYRAMID	Standard SRAM, 128KX8, 35ns, CMOS, CDIP32, 0.600 INCH, CERDIP-32	获取价格
P4C1024-35FSM	PYRAMID	Standard SRAM, 128KX8, 35ns, CMOS, FLATPACK-32	获取价格
P4C1024-35FSMB	PYRAMID	Standard SRAM, 128KX8, 35ns, CMOS, FLATPACK-32	获取价格
P4C1024-35J3C	ETC	x8 SRAM	获取价格
P4C1024-35J3I	ETC	x8 SRAM	获取价格